HeMPS - a framework for NoC-based MPSoC generation

Carara, Everton Alceu; Oliveira, R. P. de; Calazans, Ney; Moraes, Fernando

doi:10.1109/iscas.2009.5118013

Cited by 80 publications

(34 citation statements)

References 2 publications

Supporting

Mentioning

Contrasting

Unclassified

Order By: Relevance

“…A hierarchy-bus based multi-processor system-on-chip (MPSoC) is studied in [9] by prototyping the architecture on a field-programmable gate array (FPGA) and comparing the results of the MPSoC with a single core processor. A framework for NoC-based MPSoC, called HeMPS is presented in [10] with support for static and dynamic task mapping based on a C/SystemC simulation model of processors and memories. The NoCRay graphic accelerator, an implementation of NoC-based homogeneous MPSoC, is studied in [11] by using a complete design methodology that tackles different aspects of hardware architecture, system level modeling, and programming models.…”

Section: Related Work and Motivationmentioning

confidence: 99%

XGRID: A Scalable Many-Core Embedded Processor

Gunes

Givargis

2015

2015 IEEE 17th International Conference on High Performance Computing and Communications, 2015 IEEE 7th International Symposium

View full text Add to dashboard Cite

The demand for compute cycles needed by embedded systems is rapidly increasing. Due to the limitations of single-core processors, a move towards multi-core architectures is unavoidable. In this paper, we introduce the XGRID embedded many-core system-on-chip architecture. XGRID makes use of a novel, FPGA-like, programmable interconnect infrastructure, offering scalability and deterministic communication using hardware supported message passing among cores. We have developed a simulation framework for the XGRID architecture, which provides system performance information. Our experiments with XGRID are very encouraging. A number of parallel benchmarks are evaluated on the XGRID processor using the application mapping technique described in this work. Results show an average of 5X speedup, a maximum of 14X speedup, and a minimum of 2X speedup across all benchmarks. We have validated our scalability claim by running our benchmarks on XGRID varying in core count. We have also validated our assertions on XGRID architecture by comparing XGRID against the Graphite many-core architecture and have shown that XGRID outperforms Graphite in performance.

show abstract

Section: Related Work and Motivationmentioning

confidence: 99%

XGRID: A Scalable Many-Core Embedded Processor

Gunes

Givargis

2015

2015 IEEE 17th International Conference on High Performance Computing and Communications, 2015 IEEE 7th International Symposium

View full text Add to dashboard Cite

show abstract

“…Each SCC core ran a modified Linux kernel. To evaluate the performance, we used various configurations of the Hermes Multi-Processor System (HeMPS) [26] model running several numbers of MPEG applications. The HeMPS consists of a number of processing tiles connected by a NoC using a two dimensional mesh topology.…”

Section: Experimental Evaluationmentioning

confidence: 99%

Adaptive algorithm and tool flow for accelerating SystemC on many-core architectures

Reder

Roth

Bucher

et al. 2015

Microprocessors and Microsystems

View full text Add to dashboard Cite

“…Each SCC core ran a modified Linux kernel. To evaluate the performance, we used various configurations of the Hermes Multi-Processor System (HeMPS) [22] model running several numbers of MPEG applications. The HeMPS consists of a number of processing tiles connected by a NoC using a two dimensional mesh topology.…”

Section: Experimental Evaluationmentioning

confidence: 99%

Adaptive Algorithm and Tool Flow for Accelerating SystemC on Many-Core Architectures

Roth

Reder

Bucher

et al. 2014

2014 17th Euromicro Conference on Digital System Design

View full text Add to dashboard Cite

Within this paper an adaptive approach for parallel simulation of SystemC RTL models on future many-core architectures like the Single-chip Cloud Computer (SCC) from Intel is presented. It is based on a configurable parallel SystemC kernel that preserves the partial order defined by the SystemC delta cycles while avoiding global synchronization as far as possible. The underlying algorithm relies on a classification of existing communication relations between parallel processes. The type and topology of communication relations determines the type and number of causality conditions that need to be fulfilled during runtime. The parallel kernel is complemented by an automated tool flow that allows detecting relevant modelspecific properties, performing a fine-grained model partitioning, classifying communication relations and configuring the kernel. Experiments by means of a MPSoC model show, that pure local synchronization can provide significant performance gains compared to global synchronization. Furthermore, the combination of local synchronization with fine-grained partitioning provides additional degrees of freedom for optimization.

show abstract

HeMPS - a framework for NoC-based MPSoC generation

Cited by 80 publications

References 2 publications

XGRID: A Scalable Many-Core Embedded Processor

XGRID: A Scalable Many-Core Embedded Processor

Adaptive algorithm and tool flow for accelerating SystemC on many-core architectures

Adaptive Algorithm and Tool Flow for Accelerating SystemC on Many-Core Architectures

Contact Info

Product

Resources

About