2018
DOI: 10.1109/tetc.2017.2651054
|View full text |Cite
|
Sign up to set email alerts
|

Hardware-Software Codesign of Wireless Transceivers on Zynq Heterogeneous Systems

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
29
0

Year Published

2018
2018
2024
2024

Publication Types

Select...
5
1
1

Relationship

0
7

Authors

Journals

citations
Cited by 35 publications
(29 citation statements)
references
References 13 publications
0
29
0
Order By: Relevance
“…Zynq-based SDR. The authors in [166] developed an SDR using the Xilinx Zynq ZC706 and ZedBoard SoCs to implement IEEE 802.11a. For their RF front end, they used Analog Devices FMComm3 AD9361 [69].…”
Section: E Hybrid Designmentioning
confidence: 99%
“…Zynq-based SDR. The authors in [166] developed an SDR using the Xilinx Zynq ZC706 and ZedBoard SoCs to implement IEEE 802.11a. For their RF front end, they used Analog Devices FMComm3 AD9361 [69].…”
Section: E Hybrid Designmentioning
confidence: 99%
“…The key to achieve real-time performance is to determine the best processing components allocation to the hardware and software respectively. A hardwaresoftware codesign for wireless transceiver is investigated based on Zynq based heterogeneous platform [8]. As processing speed of hardware is faster than that of software, software step time is set as the time to process per frame, while that for hardware is set as the time to process per sample (there are multiple processing samples per frame).…”
Section: Key Factors In the Fundamental Time Constraintsmentioning
confidence: 99%
“…In the timing perspective, to achieve the minimum latency is to find the best tradeoff between the step times of hardware and software by determining the best mapping of each component to either processor software or configurable hardware. From the results of IEEE 802.11a implementation in [8], IFFT in the transmitter and preamble detection, FFT and Viterbi decoding in the receiver are more suitable to be implemented by the hardware. The best mapping achieves near minimum latency without too much hardware resource utilization.…”
Section: Key Factors In the Fundamental Time Constraintsmentioning
confidence: 99%
See 2 more Smart Citations