Hardware-Efficient Velocity Estimation of Dynamic Obstacles Based on a Novel Radix-4 CORDIC and FPGA Implementation

Parmar, Yashrajsinh; Sridharan, K.

doi:10.1109/iecon.2018.8591409

Cited by 3 publications

(1 citation statement)

References 10 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…However, this method resulted in many iterations and a long delay. In [33][34][35], the authors proposed a highradix CORDIC algorithm to reduce delay, but the hardware circuit structure was complex and difficult to implement. To solve this problem, the authors of [36] proposed a greedy CORDIC algorithm which greatly reduced the usage of RAM resources and improved real-time performance.…”

Section: Introductionmentioning

confidence: 99%

A Scalable Spatial–Temporal Correlated Non-Stationary Channel Fading Generation Method

Fang,

Mao,

Hua

et al. 2023

Electronics

View full text Add to dashboard Cite

To address the challenges of complex implementation structures and high hardware resource consumption in multiple-input multiple-output (MIMO) channel emulators, this paper proposes a hardware generation method for spatial–temporal correlated non-stationary channel fading. Firstly, a hardware generation architecture is developed for field-programmable gate array (FPGA) platforms, which can also reduce the complexity of the channel emulator. Secondly, an improved CORDIC method is introduced to reduce algorithm latency and hardware consumption while expanding the function convergence domain, with a relative error maintained at the level of 10-4. Furthermore, based on the idea of time-division multiplexing, an efficient hardware operation of a lower triangular matrix is adopted to minimize the consumption of hardware resources. Finally, the measured results demonstrate that the statistical characteristics of the channel fading generated by the proposed method are in good agreement with the theoretical ones, with an average error of less than 2%. Additionally, under identical simulation conditions, hardware resource consumption is reduced by 6.87%. These findings provide compelling evidence of the enhanced efficiency and accuracy in simulating MIMO channels achieved through the proposed method.

show abstract