Hardware Assisted Rate Distortion Optimization with Embedded CABAC Accelerator for the H. 264 Advanced Video Codec

Nunez-Yanez, Jose; Chouliaras, V.A.; Alfonso, D.

doi:10.1109/icce.2006.1598327

Cited by 14 publications

(39 citation statements)

References 0 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…As a result, most real-time hardware encoders do not implement RDO because of its high computational complexity [4][5][6]. However, in order to approach this problem, alternative non-optimal coding methods have recently been proposed [34][35][36]. ME is optimized using the Lagragian method as the best approach for bit allocation.…”

Section: Proposed Lagrangian Cost In Imementioning

confidence: 99%

An efficient VLSI processor chip for variable block size integer motion estimation in H.264/AVC

Ruiz

Michell

2011

Signal Processing: Image Communication

View full text Add to dashboard Cite

Section: Proposed Lagrangian Cost In Imementioning

confidence: 99%

An efficient VLSI processor chip for variable block size integer motion estimation in H.264/AVC

Ruiz

Michell

2011

Signal Processing: Image Communication

View full text Add to dashboard Cite

“…Qiang Peng [1] gives a H.264 [2] codec System-on-Chip Design. J. L. Nunez-Yanez [3] proposes a hardware CABAC [4] accelerator for the H.264 advanced video codec. Chung-Hyo Kim [5] improves the decoding speed of CABAC using most probable symbol prediction.…”

Section: Introductionmentioning

confidence: 99%

SoC Design of VLD in Multi-standard Video Decoder for Wearable Multimedia Players

Wang

Zhang

2010

2010 Asia-Pacific Conference on Wearable Computing Systems

View full text Add to dashboard Cite

A System-on-Chip Design of VLD (Variable Length Decoder) in multi-standard video decoder is proposed in this paper. Our design supports all the popular video compression standards, e.g. MPEG-1, MPEG-2, MPEG-4, H.264, AVS, RealVideo. Benefit from its low power, the design is especially suitable for wearable multimedia applications. Simulation results show that the whole design takes an area of 1.04mm2, under a 0.13um CMOS technology. In the frequency as low as only 133MHz, it can meet the demands of HD (High Definition) requirements.

show abstract

“…Moreover, the communication overhead between software and hardware could be a critical issue in [14]- [16]. Other works such as [7], [10] were focused on combining the CABAC encoder and decoder due to their similar coding flow.…”

Section: Introductionmentioning

confidence: 99%

Design of a High-Throughput CABAC Encoder

Zeng

Shieh

2009

IEICE Trans. Inf. & Syst.

View full text Add to dashboard Cite

SUMMARYContext-based Adaptive Binary Arithmetic Coding (CABAC) is one of the algorithmic improvements that the H.264/AVC standard provides to enhance the compression ratio of video sequences. Compared with the context-based adaptive variable length coding (CAVLC), CABAC can obtain a better compression ratio at the price of higher computation complexity. In particular, the inherent data dependency and various types of syntax elements in CABAC results in a dramatically increased complexity if two bins obtained from binarized syntax elements are handled at a time. By analyzing the distribution of binarized bins in different video sequences, this work shows how to effectively improve the encoding rate with limited hardware overhead by allowing only a certain type of syntax element to be processed two bins at a time. Together with the proposed context memory management scheme and range renovation method, experimental results reveal that an encoding rate of up to 410 M-bin/s can be obtained with a limited increase in hardware requirement. Compared with related works that do not support multi-symbol encoding, our development can achieve nearly twice their throughput rates with less than 25 % hardware overhead.

show abstract

Hardware Assisted Rate Distortion Optimization with Embedded CABAC Accelerator for the H. 264 Advanced Video Codec

Cited by 14 publications

References 0 publications

An efficient VLSI processor chip for variable block size integer motion estimation in H.264/AVC

An efficient VLSI processor chip for variable block size integer motion estimation in H.264/AVC

SoC Design of VLD in Multi-standard Video Decoder for Wearable Multimedia Players

Design of a High-Throughput CABAC Encoder

Contact Info

Product

Resources

About