5th International Conference on Visual Information Engineering (VIE 2008) 2008
DOI: 10.1049/cp:20080353
|View full text |Cite
|
Sign up to set email alerts
|

GPU-accelerated computation for robust motion tracking using the CUDA framework

Abstract: In this paper, we discuss our implementation of a graphics hardware acceleration of the Vector Coherence Mapping vision processing algorithm. Using this algorithm as our test case, we discuss our optimization strategy for various vision processing operations using NVIDIA's new CUDA programming framework. We also demonstrate how flexibly and readily vision processing algorithms can be mapped onto massively parallelized GPU architecture. Our results and analysis show the GPU implementation exhibits a performance… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2011
2011
2022
2022

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 14 publications
(1 citation statement)
references
References 10 publications
0
1
0
Order By: Relevance
“…The traditional software-based MFE algorithms are computationally very expensive, and building high-speed systems is quiet difficult even when state-of-the-art multicore generalpurpose processors are utilized [8], [9]. By developing finetuned software exploring the single-instruction multiple-data operations on modern processors and/or graphics processing units for particular applications [10], [11], high hardware costs and large power consumptions are severely limiting such approaches to be used in portable devices, as well as in large-scale systems. As a result, high-speed and low-power architectures for MFE are now highly demanded.…”
Section: Introductionmentioning
confidence: 99%
“…The traditional software-based MFE algorithms are computationally very expensive, and building high-speed systems is quiet difficult even when state-of-the-art multicore generalpurpose processors are utilized [8], [9]. By developing finetuned software exploring the single-instruction multiple-data operations on modern processors and/or graphics processing units for particular applications [10], [11], high hardware costs and large power consumptions are severely limiting such approaches to be used in portable devices, as well as in large-scale systems. As a result, high-speed and low-power architectures for MFE are now highly demanded.…”
Section: Introductionmentioning
confidence: 99%