2009
DOI: 10.15407/spqeo13.01.074
|View full text |Cite
|
Sign up to set email alerts
|

Genesis of initial defects in the process of monocrystalline silicon oxidation with subsequent scribing

Abstract: The type, density, and distribution of defects in initial and oxidated monocrystalline silicon wafers were studied by modern methods. It was established that disordered silicon and stacking faults are basic defects in near-surface layers of oxidated monocrystalline silicon. It was shown that stacking faults are generated during the oxidation process, and the mechanism of their formation is connected with the defective layered structure of initial silicon wafers. It was established that defects of layered heter… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2014
2014
2014
2014

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 8 publications
0
1
0
Order By: Relevance
“…As large scale integrated circuits with line width processes below 65 nm have entered mass production, 300 mm czochralski Si (CZ-Si) wafer has gradually become a mainstream substrate material, required for the works of high-end IC engineering; it has become the key to achieving low surface defects and high planarization of the wafer surface of IC engineering OE1 3 . However, thermal oxide layer faults can be generated during the silicon crystal growth process and co-exist with dislocations in the wafer OE4;5 ; such original defects in the silicon could increase the surface roughness, leading to the possible failure of the device performance. For instance, it may form a nonuniform PN junction with a negative impact on the device surface leakage current, breakdown characteristic and knot bottom noise.…”
Section: Introductionmentioning
confidence: 99%
“…As large scale integrated circuits with line width processes below 65 nm have entered mass production, 300 mm czochralski Si (CZ-Si) wafer has gradually become a mainstream substrate material, required for the works of high-end IC engineering; it has become the key to achieving low surface defects and high planarization of the wafer surface of IC engineering OE1 3 . However, thermal oxide layer faults can be generated during the silicon crystal growth process and co-exist with dislocations in the wafer OE4;5 ; such original defects in the silicon could increase the surface roughness, leading to the possible failure of the device performance. For instance, it may form a nonuniform PN junction with a negative impact on the device surface leakage current, breakdown characteristic and knot bottom noise.…”
Section: Introductionmentioning
confidence: 99%