2009 IEEE Congress on Evolutionary Computation 2009
DOI: 10.1109/cec.2009.4983133
|View full text |Cite
|
Sign up to set email alerts
|

Gate-level optimization of polymorphic circuits using Cartesian Genetic Programming

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
5
0

Year Published

2009
2009
2023
2023

Publication Types

Select...
4
2
2

Relationship

1
7

Authors

Journals

citations
Cited by 14 publications
(6 citation statements)
references
References 19 publications
0
5
0
Order By: Relevance
“…But in 2009, Gajda and Sekanina propose another approach based on conventional digital design techniques [13]. The main issue is how to include polymorphic gates to conventional circuits.…”
Section: Polymorphic Electronicsmentioning
confidence: 99%
See 1 more Smart Citation
“…But in 2009, Gajda and Sekanina propose another approach based on conventional digital design techniques [13]. The main issue is how to include polymorphic gates to conventional circuits.…”
Section: Polymorphic Electronicsmentioning
confidence: 99%
“…Experiments with first fabricated polymorphic gate [11] show that there is a capability of reliable thermal sensitivity [12]. Using principles proposed in [6] and [13], a design approach for temperature-aware digital circuit controllers is proposed and described in this paper.…”
Section: Introductionmentioning
confidence: 99%
“…But in 2009, Gajda and Sekanina propose another approach based on conventional digital design techniques [8]. The main issue is how to include polymorphic gates to conventional circuits.…”
Section: Polymorphic Electronicsmentioning
confidence: 99%
“…CGP is capable of evolving very area-efficient multifunctional circuits, however, the approach evaluating 2 n input assignments for n-input circuits is not scalable [14], [5], [15]. Only small polymorphic FIR filters were designed using this method [16].…”
Section: Multifunctional Circuitsmentioning
confidence: 99%