Gate and Bulk-Driven Four-Quadrant CMOS Analog Multiplier

Zamora-Mejia, Gregorio; Diaz-Armendariz, Alejandra; Santiago-Ramirez, Hector; Rocha-Pérez, José Miguel; Graciós-Marin, C.A.; Díaz-Sánchez, A.

doi:10.1007/s00034-018-0945-y

Cited by 7 publications

(3 citation statements)

References 9 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Transistor frequency multipliers have good unidirectional, isolation and gain. The power of the frequency multiplier is inversely proportional to the square of octave frequency, and the octave frequency cannot be too high, generally 2-3 times [18], [19].…”

Section: Traditional Frequency Multiplication Methodsmentioning

confidence: 99%

A Frequency Multiplication Method Based on Extracting Harmonic From Narrow Pulse

Tang

Wang

et al. 2019

IEEE Access

View full text Add to dashboard Cite

Frequency multiplier is a nonlinear circuit that can realize frequency multiplication of input signal with wide application in communication, navigation, radar, and other fields. This paper proposes a frequency multiplication method based on extracting harmonic from a narrow pulse. Then, in accordance with this means, it develops a ten times frequency multiplier, finally achieving frequency multiplication taking the rubidium atomic frequency standard as a reference. The frequency multiplier possesses some features of high-efficient multiplication, low noise floor, simple structure, easy implementation, and cheaper cost. Based on the experimental results, if PRS10, the rubidium atomic frequency standard, is regarded as a reference, the noise floor of frequency multiplier is superior to 1.60E − 12/s. Additionally, the relative frequency error of the output ten times the frequency multiplication signal (100 MHz) is less than 8.00E − 12.

show abstract

Section: Traditional Frequency Multiplication Methodsmentioning

confidence: 99%

A Frequency Multiplication Method Based on Extracting Harmonic From Narrow Pulse

Tang

Wang

et al. 2019

IEEE Access

View full text Add to dashboard Cite

show abstract

“…Thus, several methods have been suggested to concentrate the power consumption of the analog multipliers. Some of these techniques are as follows: weak-inversion [8], [11], [12], [18], subthreshold MOSFETs [19][20][21][22][23], bulk driven [11], [12], DTMOS [24] [25], and floating gate MOSs [5], [26], [27]. It is seen that transistor multipliers working in weak inversion region have poor dynamic range, limited voltage swing and low bandwidth.…”

mentioning

confidence: 99%

“…In the study of Soltany and Razai [12], although the power consumption was reduced by bulk-input, it was seen that the speed and output voltage range were also very low. Even though, analog multipliers designed with transistors operating in the subthreshold region [19][20][21][22][23] show low power consumption, but the dynamic range and operating speed of the multiplier are low. In the study, using DTMOS transistor [24], low power consumption and full-scale input voltage were provided, but -3dB bandwidth was obtained as 1.11 MHz.…”

mentioning

confidence: 99%

DTMOS Based High Bandwidth Four-Quadrant Analog Multiplier

et al. 2020

View full text Add to dashboard Cite

Analog multipliers that are commonly used in analog signal processing applications such as analog and frequency modulation, phase locked-loop, phase shifting and detection, frequency converter, automatic control, artificial neural networks, Neuro-fuzzy systems. The analog multipliers are electronic circuits with two input ports and one output port. Output signal of the multiplier is defined by the transfer function z = K x x x y,

show abstract