Fully Configurable Capacitor-Less Oversampling DC Offset Cancellation for Direct Conversion Receivers

Jin, Jing; Liu, Xiaoming; Yan, Taotao; Zhou, Jianjun

doi:10.1109/tcsii.2019.2921895

Cited by 7 publications

(2 citation statements)

References 9 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The DC offset is accumulated stage by stage along the cascaded amplifier chain, and is detected as an additional differential input signal by the rectifier. As a result, the output of the PD may be much larger than that indicated by the actual input signal, even saturate the signal chain, which deteriorate in detection accuracy severely [24,25,26]. The DC offset voltage of the proposed PD is simulated to be about 0.01mV, which can be amplified by the 6-stage limiting amplifier chain to as large as 10mV.…”

Section: Offset Compensation Loopmentioning

confidence: 99%

A 55-dB dynamic range wideband RF logarithmic power detector with temperature and DC offset compensation

Jiang

Zhang

et al. 2021

IEICE Electron. Express

View full text Add to dashboard Cite

A wideband RF logarithmic power detector with large dynamic range is presented in this work. The power detector fabricated in 180-nm SiGe process employs the successive approximation technique over a 6stage cascaded amplifier chain. A cross-coupled cascode amplifier architecture is proposed to expand bandwidth up to 8GHz. With a temperature compensation circuit and a DC offset compensation loop, the detector provides consistent logarithmic performance at different temperatures in band, which can be applied in highly reliable RF systems. The measured input dynamic range is larger than 50dB in 1MHz~8GHz with less than ±1dB error and 55dB at 8GHz with less than ±3dB error. The measured temperature drift is less than ±1.0dB at 5GHz over the temperature range from -40 to 85℃.

show abstract

Section: Offset Compensation Loopmentioning

confidence: 99%

A 55-dB dynamic range wideband RF logarithmic power detector with temperature and DC offset compensation

Jiang

Zhang

et al. 2021

IEICE Electron. Express

View full text Add to dashboard Cite

show abstract

“…Droop compensation is addressed in [4], [15]. DC offset cancellation circuits in the analog domain and in the digital domain are presented in [16] and [17], respectively.…”

Section: Introductionmentioning

confidence: 99%

Design and Implementation of a Digital Front-End With Digital Compensation for Low-Complexity 4G Radio Transceivers

Park

Gim

Park³

et al. 2021

IEEE Access

View full text Add to dashboard Cite

A digital front-end with digital compensation is designed and implemented for lowcomplexity 4G radio transceivers targeted for wearable devices such as smart watches. The proposed digital front-end in the radio receiver consists of an anti-drooping filter, a decimation chain, a DC offset cancellation circuit, and an in-phase and quadrature estimation and compensation circuit whereas the digital front-end in the radio transmitter includes an anti-drooping filter, a root raised cosine filter, and an interpolation chain. The proposed DC offset cancellation circuit is based on both infinite-duration impulse response filter and moving average. The proposed in-phase and quadrature estimation and compensation circuit attains lower complexity with negligible performance loss, compared with an existing circuit. A systematic top-down strategy is taken to design and implement the proposed digital front-end from the algorithm level to the application-specific integrated circuit or ASIC hardware level. The inter-symbol interference in the transmitter and the receiver is analyzed and the unwanted emission in the transmitter is simulated as well. For all the seven bandwidths or modes in 3G and 4G, the digital front end receiver ASIC satisfies all the interference requirements, namely, in-band blocker, narrowband blocker, and adjacent channel selectivity requirements whereas the digital front end transmitter ASIC meets all the unwanted emission requirements, namely, spectrum emission mask, spurious emission, and adjacent channel leakage ratio requirements. The proposed multimode 4G digital front end receiver and transmitter ASICs exhibit a > 40dB mean signal-to-noise ratio for all the seven modes and are implemented in a 180nm CMOS process technology.

show abstract

A High Accuracy Weak Voltage LED Analog Dimming Method

Zhang

Gao

et al. 2019

IEEE Access

View full text Add to dashboard Cite

A weak voltage analog dimming method for high precision light emitting diode (LED) current control with N-Bits analog static offset calibration (N-Bits ASOC), dynamic offset cancellation (DOC) and K-times dimming duty to voltage (KD2V) conversion is presented. The N-Bits ASOC circuit decreases the analog dimming error to V OSMAX /2 N − 1 by pre-calibrating the error amplifier offset. Moreover, through a smart combination of KD2V circuits and DOC amplifier, the KD2V and DOC operational amplifier magnify the dimming reference and LED current sense voltage K-times, respectively, which reduces the residual dimming error K-times without any modification to the LED current sampling resistor. Based on the 0.18µm 5V/40V Bipolar-CMOS-DMOS (BCD) process, experimental results for a cell phone backlighting driver show that the analog dimming I LED error reduces to 30µA at maximum 200mV LED current feedback voltage. This deviation mostly keeps constant through a dimming duty range of 0.5% to 100% and V IN range of 2.7V to 5.5V. Furthermore, a 200-sample measurement data suggests that this method is effective even when dimming duty is smaller than 0.5% for mass production.INDEX TERMS LED analog dimming, pulse width modulation (PWM) dimming, dynamic offset cancellation (DOC), analog static offset calibration (ASOC).

show abstract

Fully Configurable Capacitor-Less Oversampling DC Offset Cancellation for Direct Conversion Receivers

Cited by 7 publications

References 9 publications

A 55-dB dynamic range wideband RF logarithmic power detector with temperature and DC offset compensation

A 55-dB dynamic range wideband RF logarithmic power detector with temperature and DC offset compensation

Design and Implementation of a Digital Front-End With Digital Compensation for Low-Complexity 4G Radio Transceivers

A High Accuracy Weak Voltage LED Analog Dimming Method

Contact Info

Product

Resources

About