From High-Level Synthesis to Bundled-Data Circuits

Decoudu, Yoan; Simatic, Jean; Morin-Allory, Katell; Fesquet, Laurent

doi:10.1007/978-3-030-60939-9_14

Cited by 2 publications

(2 citation statements)

References 14 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…5). In our desynchronization method [17], we desynchronize the FSM, into an Asynchronous FSM (AFSM) (see Fig. 6): each state register is replaced by a controller.…”

Section: B Desynchronization Methodsmentioning

confidence: 99%

See 1 more Smart Citation

A High-Level Design Flow for Locally Body Biased Asynchronous Circuits

Decoudu

Morin-Allory

Fesquet

2021

2021 IFIP/IEEE 29th International Conference on Very Large Scale Integration (VLSI-SoC)

Self Cite

View full text Add to dashboard Cite

Fully Depleted Silicon on Insulator (FDSOI) technologies offer new possibilities for power management, especially with dynamic body biasing. Traditional strategies are based on a large body bias generator, which drives the IP back-gates thanks to a dedicated and often complex power management system. As asynchronous circuits use local synchronizations with handshake components, which activate only the processing parts, it is possible to take advantage of these handshake signals to implement a simple and fine-grain body biasing strategy. Instead of driving IPs with a large body bias generator, we use tiny distributed generators, locally activating small body bias regions when the circuit is processing data. These latter are based on level-shifters and implemented as standard cells. Thus, we propose a high-level design flow associating asynchronous circuits and a local body biasing strategy, which does not require complex body bias management. Indeed, the local handshake signals directly control our dedicated body bias generators. Moreover, Place and Route operations are facilitated by the use of standard cell generators. The simulations show the flow efficiency, a finer grain body biasing and a significant power reduction.

show abstract

“…5). In our desynchronization method [17], we desynchronize the FSM, into an Asynchronous FSM (AFSM) (see Fig. 6): each state register is replaced by a controller.…”

Section: B Desynchronization Methodsmentioning

confidence: 99%

“…Indeed, these circuits use a decomposition between a data-path and a control-path, the latter being an FSM. This method has been successfully applied to the commercial tool Catapult HLS from Siemens EDA [17].…”

Section: B Desynchronization Methodsmentioning

confidence: 99%