2011
DOI: 10.1109/tii.2011.2158843
|View full text |Cite
|
Sign up to set email alerts
|

FPGA Implementation of the Multilayer Neural Network for the Speed Estimation of the Two-Mass Drive System

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
32
0

Year Published

2012
2012
2023
2023

Publication Types

Select...
6
3
1

Relationship

0
10

Authors

Journals

citations
Cited by 129 publications
(32 citation statements)
references
References 32 publications
0
32
0
Order By: Relevance
“…On one hand, the hardware part requires taking into account various parameters including component compatibility, signal conditioning, placing and routing problems, while on the other hand, the software part must consider the architecture of the equipment. However, in this case, the software application takes advantage of the facilities provided by graphical programming [28]. The following two sections will present how the hardware and software had been developed in the case of the example application.…”
Section: Hardware and Software Setupmentioning
confidence: 99%
“…On one hand, the hardware part requires taking into account various parameters including component compatibility, signal conditioning, placing and routing problems, while on the other hand, the software part must consider the architecture of the equipment. However, in this case, the software application takes advantage of the facilities provided by graphical programming [28]. The following two sections will present how the hardware and software had been developed in the case of the example application.…”
Section: Hardware and Software Setupmentioning
confidence: 99%
“…The performance of the cluster of FPGAs implementation has been compared with an HPC implementation resulting in an improvement of the speed up and in terms of solving the scalability problems of this algorithm. A practical implementation of a neural network based estimator of the load machine speed for a drive system with elastic coupling, using an FPGA placed inside the NI CompactRIO controller is presented in [16]. The algorithm code for the neural estimator implemented in C-RIO was performed using the LabVIEW software.…”
Section: Related Workmentioning
confidence: 99%
“…As this design methodology resembles to software development, it has been proven to lead to a similar degree of faults in the implementation [30]. However, modern design tools, like LabView FPGA [17], [31], DSP Builder [23] or System Generator [32], [33] are gaining momentum. It has been proven [32] that System Generator can lead to comparable results in terms of obtained speed as HDL description for complex designs.…”
Section: Simulink Modeling and Design Of An Efficientmentioning
confidence: 99%