2020 9th International Conference on Modern Circuits and Systems Technologies (MOCAST) 2020
DOI: 10.1109/mocast49295.2020.9200293
|View full text |Cite
|
Sign up to set email alerts
|

FPGA Implementation of LDPC Encoder Architecture for Wireless Communication Standards

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(1 citation statement)
references
References 20 publications
0
1
0
Order By: Relevance
“…In [ 11 ], a fully parallel QC-LDPC encoder based on a reduced complexity XOR tree designed specifically for the IEEE 802.11n standard was proposed. In [ 12 ], a pipeline architecture for QC-LDPC encoder was proposed. The design can be easily reconstructed to support variable code rates and code lengths through parameter configuration.…”
Section: Introductionmentioning
confidence: 99%
“…In [ 11 ], a fully parallel QC-LDPC encoder based on a reduced complexity XOR tree designed specifically for the IEEE 802.11n standard was proposed. In [ 12 ], a pipeline architecture for QC-LDPC encoder was proposed. The design can be easily reconstructed to support variable code rates and code lengths through parameter configuration.…”
Section: Introductionmentioning
confidence: 99%