2020 IEEE International Conference on Electrical Engineering and Photonics (EExPolytech) 2020
DOI: 10.1109/eexpolytech50912.2020.9243997
|View full text |Cite
|
Sign up to set email alerts
|

FPGA implementation of LDPC decoder for 5G NR with parallel layered architecture and adaptive normalization

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
1
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
7
2

Relationship

0
9

Authors

Journals

citations
Cited by 15 publications
(14 citation statements)
references
References 9 publications
0
1
0
Order By: Relevance
“…The hybrid decoding algorithm emerges as a pivotal innovation in the landscape of 5G communication, specifically designed to enhance the performance of LDPC decoders. This algorithm ingeniously synthesizes the strengths of two well-established decoding techniques, namely, the BP and the Min-Sum (MS) algorithms, to address the twin imperatives of decoding efficacy and computational efficiency that are critical for the next generation of wireless networks [17].…”
Section: Hybrid Decoding Algorithmmentioning
confidence: 99%
See 1 more Smart Citation
“…The hybrid decoding algorithm emerges as a pivotal innovation in the landscape of 5G communication, specifically designed to enhance the performance of LDPC decoders. This algorithm ingeniously synthesizes the strengths of two well-established decoding techniques, namely, the BP and the Min-Sum (MS) algorithms, to address the twin imperatives of decoding efficacy and computational efficiency that are critical for the next generation of wireless networks [17].…”
Section: Hybrid Decoding Algorithmmentioning
confidence: 99%
“…The Shannon channel coding theorem in information theory is understood to have endorsed the development of error control codes [17][18][19]. It states that all the data rates much less than the channel capacity may be done with an arbitrarily small chance of error, which is given by the Shannon-Hartley Eq.…”
Section: Shannon Channel Coding Theoremmentioning
confidence: 99%
“…Rate-adaptive LDPC codes are created in [12]- [14] which are indicated with the help of mother matrix, and it also includes an array of circularly shifted identity sub-matrices. By deleting the highest rows from the mother matrix, the parity-check matrices of daughter codes with higher levels are obtained i.e., by row-deleting approach, the rates are adapted.…”
Section: Comparative Analysis Of Rate-compatible Code and Rate-adapti...mentioning
confidence: 99%
“…The Vivado tool reports a total on-chip power of 5.897W. After Making a comparison between our results with another LDPC architectures in [22], [23], and [24]. In [22], used the Xilinx Kintex-VII architecture.…”
Section: Comparative Analysis Between Various Fpgas Devicesmentioning
confidence: 99%