2012
DOI: 10.1007/978-3-642-34475-6_30
|View full text |Cite
|
Sign up to set email alerts
|

FPGA Implementation of a Cortical Network Based on the Hodgkin-Huxley Neuron Model

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
10
0

Year Published

2014
2014
2023
2023

Publication Types

Select...
6
1

Relationship

1
6

Authors

Journals

citations
Cited by 7 publications
(10 citation statements)
references
References 10 publications
0
10
0
Order By: Relevance
“…The method used to implement this module is the same as our previous work (Bonabi et al, 2012a). Equation (11) is used to implement the integrator.…”
Section: Methodsmentioning
confidence: 99%
See 2 more Smart Citations
“…The method used to implement this module is the same as our previous work (Bonabi et al, 2012a). Equation (11) is used to implement the integrator.…”
Section: Methodsmentioning
confidence: 99%
“…There are different biological neuron models; however, we opt for Hodgkin-Huxley (H-H) neural model because of its biological plausibility and inclusion of synaptic details. Due to the FPGA area limitation, we use the reduced order of the previous implementation (Bonabi et al, 2012a ). The implemented neural network in this work is a modified model used in Moldakarimov et al ( 2005 ).…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation
“…Very large scale integration (VLSI) design can be more realistic for hardware implementations of spiking neuronal networks due to its capability to implement nonlinear models in a straightforward way (Ranjbar and Amiri, 2015 ; Yang et al, 2016 ), however the long development time and high costs of this method limit its usage (Nazari et al, 2015a , b ). On the one hand, digital execution with field-programmable gate array, (FPGA) can be faster and thus FPGAs have increasing applications in the neural computing area, in recent years (Bonabi et al, 2012 ; Sabarad et al, 2012 ; Nanami and Kohno, 2016 ). Currently, with the advancement in HDL synthesis tools (high-level hardware description language), configurable devices (such as FPGA) can be operated as effective hardware accelerators for neuromorphic systems.…”
Section: Introductionmentioning
confidence: 99%
“…Few FPGA implementation are used for hybrid experiments [15][16][17] but they used threshold neuron model. The implementation in FPGA of HH model are rare [18], [19]. These works are used for neural network simulation (accelerated-time) and they are not optimized in terms of surface and number of neurons.…”
Section: Introductionmentioning
confidence: 99%