2020
DOI: 10.1016/j.micpro.2020.103199
|View full text |Cite
|
Sign up to set email alerts
|

FPGA-based implementation of a chirp signal generator using an OpenCL design

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

0
4
0

Year Published

2020
2020
2024
2024

Publication Types

Select...
8

Relationship

0
8

Authors

Journals

citations
Cited by 12 publications
(4 citation statements)
references
References 21 publications
0
4
0
Order By: Relevance
“…In experiments, such a tailored chirp waveform is achievable through various techniques [28][29][30][31][32].…”
Section: Plasma Sourcementioning
confidence: 99%
“…In experiments, such a tailored chirp waveform is achievable through various techniques [28][29][30][31][32].…”
Section: Plasma Sourcementioning
confidence: 99%
“…Field-Programmable Gate Array (FPGA) technology has been frequently mentioned in research that suggests methods for creating chirp signal generators [2][3][4]. Through programmable interconnects, an FPGA's configurable logic blocks (CLBs), lookup tables (LUTs), block RAMs, and DSP blocks can be configured or reprogrammed to meet the specific requirements of a given application.…”
Section: Introductionmentioning
confidence: 99%
“…This signal has a bandwidth of 100 MHz and a chirp rate of 5 MHz/s. Another technique, proposed in [17], uses OpenCL approach to generate digital chirp signals on Altera Cyclone V FPGA. In [18], an FPGA Virtex-2 was used to produce IR-UWB impulse signals that had a bandwidth of 41.5 MHz and a center frequency of 110.25 MHz.…”
Section: Introductionmentioning
confidence: 99%