Proceedings. 2004 International Conference on Information and Communication Technologies: From Theory to Applications, 2004.
DOI: 10.1109/ictta.2004.1307937
|View full text |Cite
|
Sign up to set email alerts
|

Formal design and verification of on chip networking

Abstract: ISBN: 0780384822In this paper the formal design of networks and verification of on chip networking is presented in this paper. Basic octagon architecture with bidirectional links is demonstrated for this analysis. An octagon packet is the data that must be carried from the source node to the destination node. A network on chip model, written in a standard design language (VHDL) and the behavior is simulated on traffic hypotheses. An assertion-based verification in TheoSim is used to prove the expression satisf… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 2 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?