2013
DOI: 10.1016/j.apsusc.2013.07.004
|View full text |Cite
|
Sign up to set email alerts
|

Fluorine implantation effects on Ta2O5 dielectrics on polysilicon treated with post rapid thermal annealing

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2014
2014
2024
2024

Publication Types

Select...
3

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(1 citation statement)
references
References 19 publications
0
1
0
Order By: Relevance
“…[44,45] Moreover, Ta 2 O 5 has good thermal stability, which is beneficial for modifying post-annealing treatment of Ga 2 O 3 devices. [46] As a result, the traditional SiO 2 gate dielectric in annealed Sn-doped Ga 2 O 3 FET is replaced by Ta 2 O 5 with a thickness of around 20 nm. Figure 3b shows the transfer characteristics of the annealed Sn-doped Ga 2 O 3 FET on Ta 2 O 5 gate dielectric with a lowered operating voltage to demonstrate a low threshold voltage (V TH ) of 3.30 V and a small subthreshold swing (SS) of 0.39 V dec À1 , which are over 30 times and nearly 40 times (Table 1) lower than the SiO 2 -based FETs, respectively.…”
Section: Resultsmentioning
confidence: 99%
“…[44,45] Moreover, Ta 2 O 5 has good thermal stability, which is beneficial for modifying post-annealing treatment of Ga 2 O 3 devices. [46] As a result, the traditional SiO 2 gate dielectric in annealed Sn-doped Ga 2 O 3 FET is replaced by Ta 2 O 5 with a thickness of around 20 nm. Figure 3b shows the transfer characteristics of the annealed Sn-doped Ga 2 O 3 FET on Ta 2 O 5 gate dielectric with a lowered operating voltage to demonstrate a low threshold voltage (V TH ) of 3.30 V and a small subthreshold swing (SS) of 0.39 V dec À1 , which are over 30 times and nearly 40 times (Table 1) lower than the SiO 2 -based FETs, respectively.…”
Section: Resultsmentioning
confidence: 99%