2006
DOI: 10.1143/jjap.45.752
|View full text |Cite
|
Sign up to set email alerts
|

Flexible Superconducting Passive Interconnects with 50-Gb/s Signal Transmissions in Single-Flux-Quantum Circuits

Abstract: We have developed a very flexible wiring technique of passive transmission lines (PTLs) in single-flux-quantum (SFQ) circuits. For high flexibility, we introduced two types of wiring structures of strip lines (SLs) and microstrip lines (MSLs) using the fabrication process which has four metal layers. The SLs and MSLs are realized using the second and fourth metal layers as signal lines, respectively, from the bottom (the other two metal layers are used as ground planes). We also introduced via-holes for transm… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
10
0

Year Published

2007
2007
2022
2022

Publication Types

Select...
9

Relationship

1
8

Authors

Journals

citations
Cited by 19 publications
(11 citation statements)
references
References 26 publications
0
10
0
Order By: Relevance
“…To evaluate the performance and the circuit scale of the SFQ divider, we designed the bit-serial divider using the cell library we developed [19] for the AIST 10 kA/cm 2 Nb advanced process 2 [20]. In order to reduce the propagation delay of the data, passive transmission lines with the characteristics of 3.5 Ω are used for wiring between each circuit component [21], [22]. Because implementation of the large-scale SFQ lookup table using the current superconducting circuit fabrication process is difficult, use of the SFQ/CMOS hybrid lookup table [23] is assumed in the circuit design.…”
Section: Circuit Design and Peformance Evaluationmentioning
confidence: 99%
“…To evaluate the performance and the circuit scale of the SFQ divider, we designed the bit-serial divider using the cell library we developed [19] for the AIST 10 kA/cm 2 Nb advanced process 2 [20]. In order to reduce the propagation delay of the data, passive transmission lines with the characteristics of 3.5 Ω are used for wiring between each circuit component [21], [22]. Because implementation of the large-scale SFQ lookup table using the current superconducting circuit fabrication process is difficult, use of the SFQ/CMOS hybrid lookup table [23] is assumed in the circuit design.…”
Section: Circuit Design and Peformance Evaluationmentioning
confidence: 99%
“…1, there are lots of interconnections between carry-operator blocks, whose length is not equal. In the design of the interconnection, we introduced passive-transmission line (PTL), which has more flexibility and less propagation delay than Josephson-transmission line (JTL) [8]. To reduce the skews, we carefully designed clock and data paths, so that every path has almost the same length.…”
Section: Demonstration Of 4-bit Digit-serial Addermentioning
confidence: 99%
“…By the passive transmission line (PTL) technology developed recently, in an RSFQ chip, ballistic transmission of an SFQ pulse on superconducting wirings is possible, and therefore, fast and high-throughput intra-chip signal transmission is achieved [7], [8]. Note that RSFQ circuits are free from a delay for recharge process of capacitors/inductors, in contrast to CMOS circuits.…”
Section: Features Of Rsfq Circuitsmentioning
confidence: 99%
“…1 µm process technology with five interconnection layers is now available [6]. The increase of the wiring layers combined with the passive transmission line technology [7], [8] further increases the circuit integration density. Now, it is attractive to make study on computing systems using RSFQ circuits which are difficult to be implemented by using semiconductor circuits.…”
Section: Introductionmentioning
confidence: 99%