2019
DOI: 10.1109/tns.2019.2913617
|View full text |Cite
|
Sign up to set email alerts
|

FELIX: the New Detector Interface for the ATLAS Experiment

Abstract: During the next major shutdown (2019)(2020), the ATLAS experiment at the LHC will adopt the Front-End Link eXchange (FELIX) system as the interface between the data acquisition, detector control and TTC (Timing, Trigger and Control) systems and new or updated trigger and detector front-end electronics. FELIX will function as a router between custom serial links from front-end ASICs and FPGAs to data collection and processing components via a commodity switched network. Links may aggregate many slower links or … Show more

Help me understand this report
View preprint versions

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
11
0

Year Published

2019
2019
2024
2024

Publication Types

Select...
5
2
1

Relationship

0
8

Authors

Journals

citations
Cited by 14 publications
(11 citation statements)
references
References 15 publications
0
11
0
Order By: Relevance
“…That solution requires a more complex data-driven multiplexer, which automatically selects the first input providing the complete data record after the previously serviced one (i.e., it implements the round-robin policy). This approach seems to be used in the firmware for the FELIX board in the ATLAS experiment readout at CERN [7]. Unfortunately, the operation of the data concentrator in the FELIX firmware is not described in detail in any paper.…”
Section: Width Conversion In Input Channelsmentioning
confidence: 99%
See 1 more Smart Citation
“…That solution requires a more complex data-driven multiplexer, which automatically selects the first input providing the complete data record after the previously serviced one (i.e., it implements the round-robin policy). This approach seems to be used in the firmware for the FELIX board in the ATLAS experiment readout at CERN [7]. Unfortunately, the operation of the data concentrator in the FELIX firmware is not described in detail in any paper.…”
Section: Width Conversion In Input Channelsmentioning
confidence: 99%
“…swap(&l0 [4],&l0[5],&l1 [2],&l1 [6],isw & (1<<2)); swap(&l0 [6],&l0 [7],&l1 [3],&l1 [7],isw & (1<<3)); //2nd layer of switches swap(&l1[0],&l1 [1],&l2[0],&l2 [2],isw & (1<<4)); swap(&l1 [2],&l1 [3],&l2 [1],&l2 [3],isw & (1<<5)); swap(&l1 [4],&l1[5],&l2 [4],&l2 [6],isw & (1<<6)); swap(&l1 [6],&l1 [7],&l2[5],&l2 [7],isw & (1<<7)); //3rd layer of switches swap(&l2[0],&l2 [1],&l3[0],&l3 [2],isw & (1<<8)); swap(&l2 [2],&l2 [3],&l3 [1],&l3 [3],isw & (1<<9)); swap(&l2 [4],&l2[5],&l3 [4],&l3 [6],isw & (1<<10)); swap(&l2 [6],&l2 [7],&l3[5],&l3 [7],isw & (1<<11)); //4th layer of switches swap(&l3[0],&l3 [1],&l4[0],&l4 [2],isw & (1<<12)); swap(&l3 [2],&l3 [3],&l4 [4],&l4 [6],isw & (1<<13)); swap(&l3 [4],&l3[5],&l4 [1],&l4 [3],isw & (1<<14)); swap(&l3 [6],&l3…”
Section: Calculation Of the Future Occupancymentioning
confidence: 99%
“…On the back-end of the readout path, lies FELIX. FELIX is an FPGA-based data-routing device, mounted on a board connected to a PCIe slot of a commercial PC [4]. The FPGA board interfaces via optical fiber with the GBTx chips of the front-end, collects the events from the optical links and eventually dumps the received data to the ReadOut Drivers (ROD).…”
Section: Readout Path -Precision Trackingmentioning
confidence: 99%
“…Pattern recognition, segment-finding, and trackfitting algorithms are then applied to determine the muon momentum at the first trigger level. Hit data are stored for transmission to a network called Front End LInk eXchange (FELIX) [19] after receiving the first-level trigger acceptance signal.…”
Section: Introduction Of the Mdt Front-end And Back-end Electronicsmentioning
confidence: 99%