FPGAs and Parallel Architectures for Aerospace Applications 2016
DOI: 10.1007/978-3-319-14352-1_9
|View full text |Cite
|
Sign up to set email alerts
|

Fault-Tolerant Manager Core for Dynamic Partial Reconfiguration in FPGAs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2017
2017
2018
2018

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 15 publications
0
1
0
Order By: Relevance
“…Thus, when a fault changes the state of an SRAM cell, this event is referred as SEU [7]. In other words, SRAM-based FPGAs are more prone to soft errors since a radiation strike in a configuration memory has a permanent effect on the functionality of the mapped design [8].…”
Section: Introductionmentioning
confidence: 99%
“…Thus, when a fault changes the state of an SRAM cell, this event is referred as SEU [7]. In other words, SRAM-based FPGAs are more prone to soft errors since a radiation strike in a configuration memory has a permanent effect on the functionality of the mapped design [8].…”
Section: Introductionmentioning
confidence: 99%