“…In order to facilitate efficient test generation for delay faults, several multiple-valued logic systems, which can distinguish different logic states of circuit lines, were proposed earlier [1,5,7,9,10,[11][12][13]17]. Each logic system is designed to target a specific problem.…”