2015 Symposium on VLSI Circuits (VLSI Circuits) 2015
DOI: 10.1109/vlsic.2015.7231371
|View full text |Cite
|
Sign up to set email alerts
|

Fabrication of a 3000-6-input-LUTs embedded and block-level power-gated nonvolatile FPGA chip using p-MTJ-based logic-in-memory structure

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

1
22
0

Year Published

2015
2015
2021
2021

Publication Types

Select...
3
2
1

Relationship

2
4

Authors

Journals

citations
Cited by 24 publications
(23 citation statements)
references
References 2 publications
1
22
0
Order By: Relevance
“…The routing networks include routing tracks, as well as switch and connection blocks similar to that of the conventional FPGAs. The feasibility of integrating MTJs and CMOS technologies in an FPGA chip has been verified in 2015 by researchers in Tohoku University [9]. They have fabricated a nonvolatile FPGA with 3,000 6-input MTJ-based LUTs under 90nm CMOS and 75nm MTJ technologies.…”
Section: The Proposed Snra Architecturementioning
confidence: 99%
See 1 more Smart Citation
“…The routing networks include routing tracks, as well as switch and connection blocks similar to that of the conventional FPGAs. The feasibility of integrating MTJs and CMOS technologies in an FPGA chip has been verified in 2015 by researchers in Tohoku University [9]. They have fabricated a nonvolatile FPGA with 3,000 6-input MTJ-based LUTs under 90nm CMOS and 75nm MTJ technologies.…”
Section: The Proposed Snra Architecturementioning
confidence: 99%
“…Technology heterogeneity recognizes the cooperating advantages of CMOS devices for their rapid switching capabilities, while simultaneously embracing emerging devices for their non-volatility, near-zero standby power, high integration density, and radiation-hardness. For instance, spintronicbased LUTs are proposed in [8], [9], [10] as the primary building blocks in reconfigurable fabrics realizing significant area and energy consumption savings. In this paper, we extend the transition toward heterogeneity along various logic paradigms by proposing a heterogeneous technology fabric realizing both probabilistic and deterministic computational models.…”
Section: Introductionmentioning
confidence: 99%
“…[3][4][5][6][7][8][9][10][11][12] Because a magnetic tunnel junction (MTJ) device has attractive features such as 3D-stacking capability, scalability, and virtually unlimited endurance (over 10 16 cycles), 13,14 it is a viable candidate for realizing a Nonvolatile FPGA (NVFPGA), and fundamental logic components of the NVFPGA have been proposed. [7][8][9][10][11][12] On the other hand, it is also important to implement a compact nonvolatile programmable switch (NVPS) that is composed of an NMOS pass switch together with a nonvolatile storage element and used for signal routing in the FPGA. However, a conventional MTJ-based NVPS tends to be large because the nonvolatile storage element requires large write-control transistors for supplying sufficient bi-directional write current through MTJ devices.…”
Section: Introductionmentioning
confidence: 99%
“…3b, it would be possible to improve the performance of the nonvolatile logic LSI. In the following description, some concrete design examples using MTJ-based nonvolatile NV-LIM architecture such as nonvolatile field programmable gate array (FPGA) [6][7][8][9][10][11][12][13][14], nonvolatile ternary content-addressable memory (TCAM) [15][16][17][18][19][20][21][22], and nonvolatile randomaccess logic-LSI unit (MCU) [23,24] are demonstrated and their usefulness is discussed. Power : greatly reduced, Delay : shorter Field programmable gate array (FPGA) is a key device to quickly realize prototyping systems, where their specification and function are directly programmable by users, while power consumption as well as hardware cost is a serious problem in expanding application fields of FPGAs, especially in the field of mobile and portable applications [25].…”
mentioning
confidence: 99%
“…In order to reduce the hardware overhead, MTJ devices are merged into the combinational logic circuit as shown in Fig. 5b, where the technique is the circuitlevel NV-LIM architecture [6]. As a result, the LUT circuit becomes compact because only a single SA is required in the proposed LUT circuit.…”
mentioning
confidence: 99%