Challenge of Nonvolatile Logic LSI Using MTJ-Based Logic-in-Memory Architecture

Hanyu, Takahiro

doi:10.1007/978-3-319-15180-9_5

Cited by 2 publications

(3 citation statements)

References 25 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In general, the pair of MTJ is in opposite nature means either AP-P state or vice versa. Hence an MTJ can be modeled as a nonlinear resistor [29,292]. Reading operation is possible only due to the inherent property of the MTJ, i.e., AP resistance is always larger than the P resistance.…”

Section: Hybrid Cmos/mtj Circuitsmentioning

confidence: 99%

“…1 (a) represents the power dissipated either in conventional CMOS-IC or static random access memory (SRAM)-cache. Here, dynamic power dissipation (DPD) is in active mode, and static power dissipation (SPD) is in standby mode without power gating [28][29][30].…”

Section: Introductionmentioning

confidence: 99%

“…It can be noticed that, as soon as the power is switched off/on, the backup and recall operations are not performed in a hybrid circuit, so no external memory is required. Due to the NV nature of the MTJ, stored data will be immediately available for logic operations [29,30]. As a result, the hybrid CMOS/MTJ circuits developed using LIM structure not only improve the performance and power dissipation but also are reliable due to the large radiation hardening capability of the circuit [33,34].…”

Section: Introductionmentioning

confidence: 99%

See 2 more Smart Citations

From MTJ Device to Hybrid CMOS/MTJ Circuits: A Review

et al. 2020

View full text Add to dashboard Cite

Spintronics is one of the growing research areas which has the capability to overcome the issues of static power dissipation and volatility suffered by the complementary metal-oxide-semiconductor (CMOS) industry. Magnetic tunnel junction (MTJ), one of the prominent spintronic devices, is not only used to develop the fully non-volatile-logic (NV-L) but combines magnetism and electronics to develop next-generation NVmemory (NV-M) and hybrid CMOS/MTJ circuits. To be specific towards hybrid CMOS/MTJ circuits, the fabrication of first hybrid full-adder in 2009, fabrication of MTJ based 240-tile NV-field programmable gate array (NV-FPGA) chip in 2013, fabrication of a 3000-6-input-LUTs based NV-FPGA chip in 2015, fabrication of MTJ based NV-logic-in-memory-large scale integration (NV-LIM-LSI) in 2017 and recently the fabrication of a full hybrid magnetic/CMOS System on Chip (SoC) under EU GREAT Project in 2019 has strengthened the belief and motivated the researcher to be continued in this domain. This review article aims to provide the complete design flow of hybrid CMOS/MTJ circuits developed using one of the fab compatible MTJ spintronic devices and its integration with conventional CMOS logic. The broad coverage of the article is MTJ construction, its switching mechanisms, a brief history of various compact models, reliability issues, and the concept of logic-in-memory (LIM) architecture. Finally, the article concludes with the challenges and future prospects of hybrid CMOS/MTJ circuits, which will motivate people in academia to cultivate research in this domain and industry to realize the prototype for a wide range of potential applications.

show abstract

Section: Hybrid Cmos/mtj Circuitsmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%