2018 21st Euromicro Conference on Digital System Design (DSD) 2018
DOI: 10.1109/dsd.2018.00109
|View full text |Cite
|
Sign up to set email alerts
|

Exploration of the Synchronization Constraint in Quantum-dot Cellular Automata

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
7
0

Year Published

2021
2021
2023
2023

Publication Types

Select...
6
2
1

Relationship

0
9

Authors

Journals

citations
Cited by 11 publications
(7 citation statements)
references
References 18 publications
0
7
0
Order By: Relevance
“…The real clocking concept is essential for the design of QCA circuits because it can substantially decrease manufacturing costs and facilitate the physical implementation of QCA circuits. Either the pipeline-style [25] or the dynamic-style [24,29] can be used to include the real clocking concept into the QCA clocking www.videleaf.com system. For complex circuits based on five-input majority gates, the real clocking strategy, with efficient clustering and placement, has been recently developed [30].…”
Section: Qca Clocking Schemesmentioning
confidence: 99%
“…The real clocking concept is essential for the design of QCA circuits because it can substantially decrease manufacturing costs and facilitate the physical implementation of QCA circuits. Either the pipeline-style [25] or the dynamic-style [24,29] can be used to include the real clocking concept into the QCA clocking www.videleaf.com system. For complex circuits based on five-input majority gates, the real clocking strategy, with efficient clustering and placement, has been recently developed [30].…”
Section: Qca Clocking Schemesmentioning
confidence: 99%
“…Global synchronization ensures that new data are transmitted to the inputs of the circuit during every clock cycle; thus, the inputs of all gates are synchronized for at least one clock cycle prior to the arrival of new data. Most researchers emphasize that local synchronization is an essential requirement to include when developing QCA circuits [26][27][28][29]. However, the conclusion of global synchronization research is contradictory.…”
Section: Qca Clocking Schemesmentioning
confidence: 99%
“…Thus, we need to consider a trade-off between area and delay. The metric indicating the rate at which a circuit generates a valid result is the throughput [44], which starts at 1 and declines as the circuit becomes unsynchronized.…”
Section: Iiid Throughputmentioning
confidence: 99%