2019
DOI: 10.1088/1361-6641/aaf621
|View full text |Cite
|
Sign up to set email alerts
|

Experimental evidence of the existence of multiple charged states at Al2O3/GaN interfaces

Abstract: The electrical properties of metal-oxide-semiconductor (MOS) capacitors with Al 2 O 3 /GaN interfaces formed by atomic layer deposition at various deposition temperatures (T d ) were systematically investigated through comparison with the interface properties of a Si MOS capacitor. Although interface trap densities (D it ) for the GaN MOS capacitors are almost the same as for the Si MOS capacitor, surface potential fluctuation (σ s ) for the GaN MOS capacitors formed at various T d are much larger than for the… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

1
0
0

Year Published

2019
2019
2024
2024

Publication Types

Select...
4

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(1 citation statement)
references
References 38 publications
(58 reference statements)
1
0
0
Order By: Relevance
“…Table 1 summarizes the reported D it values at the Al 2 O 3 /p-GaN interface [22,[29][30][31]. The D it in this work are comparable to the reported ones at the Al 2 O 3 /p-GaN interface [22,[29][30][31], and obviously higher than those at the Al 2 O 3 /n-GaN interface [32,33]. To reduce the dielectric interface trap density and thereby improve the device performance, the growth/deposition techniques of the p-GaN and the dielectric should be optimized and their material quality should be improved.…”
Section: Analysis Of the Interface Traps By The Ac Conductance Techniquesupporting
confidence: 82%
“…Table 1 summarizes the reported D it values at the Al 2 O 3 /p-GaN interface [22,[29][30][31]. The D it in this work are comparable to the reported ones at the Al 2 O 3 /p-GaN interface [22,[29][30][31], and obviously higher than those at the Al 2 O 3 /n-GaN interface [32,33]. To reduce the dielectric interface trap density and thereby improve the device performance, the growth/deposition techniques of the p-GaN and the dielectric should be optimized and their material quality should be improved.…”
Section: Analysis Of the Interface Traps By The Ac Conductance Techniquesupporting
confidence: 82%