Evolvable systems on reconfigurable architecture via self-aware adaptive applications

Sironi, Filippo; Cuoccio, Andrea; Hoffmann, Henry; Maggio, Martina; Santambrogio, Marco D.

doi:10.1109/ahs.2011.5963933

Cited by 4 publications

(5 citation statements)

References 12 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The experiments covered only static measurements of the application's performance without swapping between implementations at runtime and provided self-adaptation only at the conceptual level. More recently, Sironi et al [2011] discussed a heterogeneous system that consists of a multicore processor and a reconfigurable device. Experiments were done on a platform with an Intel Core i7 and a Xilinx Virtex-5 FPGA.…”

Section: Self-aware Computing Nodesmentioning

confidence: 99%

“…In contrast to Sironi et al [2010], we provide actual measurements of a system that dynamically adapts the number of used hardware cores in order to meet performance constraints. Unlike Sironi et al [2011], we target an embedded architecture where the entire system is implemented on a single chip and, in addition to respecting performance constraints, our system can also respect thermal constraints.…”

Section: Self-aware Computing Nodesmentioning

confidence: 99%

“…The authors implement self-awareness through an observe-decide-act control loop similar to the MAPE-k model. Such a control loop found use in various prototypes , including a heterogeneous system comprising a workstation and an FPGA accelerator [Sironi et al 2011], a multiprocessor inside a workstation ] and novel computer architectures for exascale computing ]. The observation phase employs monitors to measure metrics such as performance and power consumption.…”

Section: Introductionmentioning

confidence: 99%

See 2 more Smart Citations

Self-Awareness as a Model for Designing and Operating Heterogeneous Multicores

Agne

Happe

Lösch

et al. 2014

ACM Trans. Reconfigurable Technol. Syst.

View full text Add to dashboard Cite

Self-aware computing is a paradigm for structuring and simplifying the design and operation of computing systems that face unprecedented levels of system dynamics and thus require novel forms of adaptivity. The generality of the paradigm makes it applicable to many types of computing systems and, previously, researchers started to introduce concepts of self-awareness to multicore architectures. In our work we build on a recent reference architectural framework as a model for self-aware computing and instantiate it for an FPGA-based heterogeneous multicore running the ReconOS reconfigurable architecture and operating system. After presenting the model for self-aware computing and ReconOS, we demonstrate with a case study how a multicore application built on the principle of self-awareness, autonomously adapts to changes in the workload and system state. Our work shows that the reference architectural framework as a model for self-aware computing can be practically applied and allows us to structure and simplify the design process, which is essential for designing complex future computing systems. ACM Reference Format:Andreas Agne, Markus Happe, Achim Lösch, Christian Plessl, and Marco Platzner. 2014. Self-awareness as a model for designing and operating heterogeneous multicores.

show abstract

Section: Self-aware Computing Nodesmentioning

confidence: 99%

Section: Self-aware Computing Nodesmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

Self-Awareness as a Model for Designing and Operating Heterogeneous Multicores

Agne

Happe

Lösch

et al. 2014

ACM Trans. Reconfigurable Technol. Syst.

View full text Add to dashboard Cite

show abstract

“…To support a multiprogrammed environment where different applications are running concurrently on the same platform, the Run-time Resource Manager (RRM) should coordinate the assignment of the heterogeneous (hardware and software) resources to the active applications, as outlined in recent works [3,4,5].…”

Section: Introductionmentioning

confidence: 99%

“…Profiling has also been addressed by using heartbeat-based frameworks [11,4,12], with the assumption that the underlying operating system takes care of the mapping decisions.…”

Section: Introductionmentioning

confidence: 99%

Run-time optimization of a dynamically reconfigurable embedded system through performance prediction

Mariani

Sima

Palermo

et al. 2013

2013 23rd International Conference on Field Programmable Logic and Applications

View full text Add to dashboard Cite

A key tool to increase the exploitation of dynamic reconfigurable platforms is the run-time resource manager. This system module coordinates the usage of both software and reconfigurable hardware resources in the context of a multi-programmed environment, by alleviating the operating system's induced overhead. This paper introduces a two-layers run-time resource manager for dynamic reconfigurable platforms. The upper level is composed of several application-level managers (one for each application) that provide the most suitable mapping based on resource constraints and performance prediction. The lower level is composed of a centralized system-level resource manager that assigns the HW/SW resources to each application. We present a video surveillance case study in which the proposed resource management technique outperforms the performance of the state of the art by 28% on average, introducing a computational time overhead within 2%

show abstract

Designing bio-inspired autonomous error-tolerant massively parallel computing architectures

Liu

et al. 2017

2017 30th IEEE International System-on-Chip Conference (SOCC)

View full text Add to dashboard Cite

Evolvable systems on reconfigurable architecture via self-aware adaptive applications

Cited by 4 publications

References 12 publications

Self-Awareness as a Model for Designing and Operating Heterogeneous Multicores

Self-Awareness as a Model for Designing and Operating Heterogeneous Multicores

Run-time optimization of a dynamically reconfigurable embedded system through performance prediction

Designing bio-inspired autonomous error-tolerant massively parallel computing architectures

Contact Info

Product

Resources

About