2014 IEEE 23rd International Symposium on Industrial Electronics (ISIE) 2014
DOI: 10.1109/isie.2014.6864658
|View full text |Cite
|
Sign up to set email alerts
|

Evaluation of Selective Harmonic Elimination and sinusoidal PWM for single-phase DC to AC inverters under dead-time distortion

Abstract: The switch-mode operation of dc to ac inverters produces undesirable harmonics in the voltage and current outputs. Pulse Width Modulation (PWM) schemes based on Selective Harmonic Elimination (SHE) and carrier-based modulation are commonly used to address the harmonic reduction problem, and to provide adjustable inverter output fundamental components. The implementation of each scheme requires introduction of dead-time delays in the power switches of each inverter leg to cater for nonzero switching times of po… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
5
0

Year Published

2016
2016
2022
2022

Publication Types

Select...
5
2

Relationship

0
7

Authors

Journals

citations
Cited by 8 publications
(5 citation statements)
references
References 13 publications
(14 reference statements)
0
5
0
Order By: Relevance
“…Switches Q1, Q3, Q2, and Q4 are arranged in sequence in this configuration in standard H-bridge circuit. Both gating signals GQ1 and GQ4 are switched together at positive half cycle while gating signals GQ2 and GQ3 are switched together at the other half cycle [24][25][26][27][28]. The switching signals GQ1 and GQ4 lead the switching signals GQ2 and GQ3 by 180 degrees (half cycle) of the switching control signal.…”
Section: The Proposed Overall System Description and Practical Realizmentioning
confidence: 99%
See 1 more Smart Citation
“…Switches Q1, Q3, Q2, and Q4 are arranged in sequence in this configuration in standard H-bridge circuit. Both gating signals GQ1 and GQ4 are switched together at positive half cycle while gating signals GQ2 and GQ3 are switched together at the other half cycle [24][25][26][27][28]. The switching signals GQ1 and GQ4 lead the switching signals GQ2 and GQ3 by 180 degrees (half cycle) of the switching control signal.…”
Section: The Proposed Overall System Description and Practical Realizmentioning
confidence: 99%
“…The switching signals GQ1 and GQ4 lead the switching signals GQ2 and GQ3 by 180 degrees (half cycle) of the switching control signal. The circuit output has a frequent waveform and it is not sinusoidal [25]. The aim of utilization PIC microcontroller is generating the desired signals of SPWM to control the H-bridge MOSFETs.…”
Section: The Proposed Overall System Description and Practical Realizmentioning
confidence: 99%
“…This results in a more reasonable design constraint but at the cost of slightly higher harmonic distortion. The relationship between slower turn on/off and the increased harmonic distortion was investigated in the literature both from the perspective of grid-tie inverter technology [18][19][20], but also from the perspective of switching time and dead time related harmonic distortion in class D amplifier design [21,22]. This yielded no feasible method for predicting the harmonic distortion in a generalised case.…”
Section: Quiescent Gate Drive Dissipationmentioning
confidence: 99%
“…For this purpose, various algorithms are used for harmonic elimination in PWM (Rai and Chakravorty, 2019; Bouhali et al , 2005; Sirisukprasert et al , 2002; Babaei and Rastegar, 2017). The selective harmonic elimination (SHE) technique is the most effective method from these algorithms (Bose, 2003; Saied et al , 2008; Jahmeerbacus and Sunassee, 2014; Wenyi and Zhenhua, 2015; Hao et al , 2021; Kirti and Goyal, 2017; Hendawi, 2015; Wu et al , 2021; Dahidah et al , 2014).…”
Section: Introductionmentioning
confidence: 99%