2011 IEEE International Symposium of Circuits and Systems (ISCAS) 2011
DOI: 10.1109/iscas.2011.5938096
|View full text |Cite
|
Sign up to set email alerts
|

Evaluating on-chip interconnects for low operating frequency silicon neuron arrays

Abstract: We present a quantitative analysis of the limits of the time-multiplexed Address Event Representation (AER) bus for on-chip connectivity of silicon neuron arrays. In particular, we evaluate its potential to support high density and low power neural arrays operating in the subthreshold regime. Our analysis shows that due to low clock frequencies when operating in the subthreshold regime, the traditional single AER bus does not scale to large neural arrays. We find that a switched mesh network improves scalabili… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Year Published

2013
2013
2024
2024

Publication Types

Select...
3
2
1

Relationship

0
6

Authors

Journals

citations
Cited by 6 publications
(3 citation statements)
references
References 14 publications
0
3
0
Order By: Relevance
“…In contrast, BrainScaleS utilizes an isynchronous inter-chip communication network, which means that events occur regularly [2369], [2370]. AER communication has also been utilized for on-chip communication [2371], [2372], but it has been noted that there are limits of AER for on-chip communication [2373]. As such, there are several other approaches that have been used to optimize intra-chip communication.…”
Section: A Communicationmentioning
confidence: 99%
“…In contrast, BrainScaleS utilizes an isynchronous inter-chip communication network, which means that events occur regularly [2369], [2370]. AER communication has also been utilized for on-chip communication [2371], [2372], but it has been noted that there are limits of AER for on-chip communication [2373]. As such, there are several other approaches that have been used to optimize intra-chip communication.…”
Section: A Communicationmentioning
confidence: 99%
“…Since every single event produced by any neuron has to travel through the single AER bus and Mapper, the system's maximum total event traffic is limited by the bus bandwidth. If N tot is the total number of neurons, f n is the mean spike rate per neuron and F out the average fan-out per neuron (spike repetitions introduced by the mapper to emulate the projection fields and/or synaptic weighting), the event arrival rate λ at the Mapper output channel is [34] λ = N tot f n F out . If E f lat is the physical channel bandwidth, then the channel service rate is µ = E f lat and the average time an event waits to be serviced is (assuming an M/M/1 queue model [35])t q = 1/ (µ − λ).…”
Section: Review Of Aer Approaches For Large Scale Systemsmentioning
confidence: 99%
“…By combining novel knowledge from neuroscience, researchers in neuromorphic engineering aim to build electronic systems that have the efficiency of biological computation [7,8]. Recent years have witnessed increasing efforts in event-based neuromorphic systems [9][10][11][12][13][14][15][16]. The aim is to emulate biological use of asynchronous, sparse, event-driven signaling as a core aspect of its computational architecture.…”
Section: Event-based Processing and Neuromorphic Systemsmentioning
confidence: 99%