2009 IEEE Custom Integrated Circuits Conference 2009
DOI: 10.1109/cicc.2009.5280729
|View full text |Cite
|
Sign up to set email alerts
|

ESD protection circuit for 8.5Gbps I/Os in 90nm CMOS technology

Abstract: In this paper we designed an ESD protected CML driver for 8.5Gbps data rate. ESD protection for this circuit is provided with DSCR. A detailed analysis is done on the impact of ESD protection on performance of the driver. It is shown that DSCR offers up to 2.7kV HBM protection with very small impact on performance of the driver. IEEE 2009 Custom Intergrated Circuits Conference (CICC)978-1-4244-4072-6/09/$25.00 ©2009 IEEE 23-3-1

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 9 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?