2018
DOI: 10.15803/ijnc.8.1_124
|View full text |Cite
|
Sign up to set email alerts
|

Escalator Network for a 3D Chip Stack with Inductive Coupling ThruChip Interface

Abstract: A wireless inductive coupling ThruChip Interface (TCI) is a flexible system-in-package (SiP) technique which enables to build a powerful interconnection network between stacked chips. For easy use of TCI, we have developed intellectual properties (IPs), and proposed an interconnection network which can make the use of IPs. We also developed a real chip embedded the IP, and evaluated the performance. By stacking multiple chips with the proposed IP, an inter-chip network with link-to-link flow control by piggyba… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Year Published

2019
2019
2023
2023

Publication Types

Select...
2
2
1

Relationship

1
4

Authors

Journals

citations
Cited by 5 publications
(3 citation statements)
references
References 15 publications
0
3
0
Order By: Relevance
“…The router layer is parameterized and can generate routers with any number of inputs and outputs, each equipped with eight virtual channels. Stacking chips using this IP can build a linear bidirectional (escalator) network [15]. The hard IP includes inductors for clock transfer and data transfer, respective transceiver circuits, and a SERDES circuit for data.…”
Section: Tci Ipmentioning
confidence: 99%
See 1 more Smart Citation
“…The router layer is parameterized and can generate routers with any number of inputs and outputs, each equipped with eight virtual channels. Stacking chips using this IP can build a linear bidirectional (escalator) network [15]. The hard IP includes inductors for clock transfer and data transfer, respective transceiver circuits, and a SERDES circuit for data.…”
Section: Tci Ipmentioning
confidence: 99%
“…This entire process takes a total of 66 clock cycles, resulting in a digital transfer frequency of 1/66 of TxCLK. By stacking a group of chips equipped with the set of four TCI IPs as described above, with the upper chip's DT aligned with the lower chip's UR, and the upper chip's DR aligned with the lower chip's UT in the vertical direction, a data communication mechanism is established in the upward direction (UT→DR) and downward direction (UT→DR), creating a bidirectional linear network [15] (Figure 5). Additionally, the intermediate chip in the stack can have one side exposed on the surface, allowing for bonding.…”
Section: Transceiver Circuitmentioning
confidence: 99%
“…As for data communications between 3D-stacked chips, the ThruChip Interface (TCI), which uses inductive coupling, was developed. [12][13][14][15][16][17][18][19][20][21][22] Since TCI utilizes on-chip coils implemented as part of the backend-of-line process, it maintains the conventional wafer logistics and is low-cost. Furthermore, TCI has reportedly achieved higher area efficiency and lower power dissipation than TSV does.…”
Section: Introductionmentioning
confidence: 99%