2010
DOI: 10.1016/j.compeleceng.2010.03.009
|View full text |Cite
|
Sign up to set email alerts
|

Error-free algorithm and architecture of radix-10 logarithmic converter

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2016
2016
2022
2022

Publication Types

Select...
4

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(2 citation statements)
references
References 23 publications
0
2
0
Order By: Relevance
“…Given the pre-scaling of D to D , let Z = D D × Z denote the scaled dividend. This leads to DG iteration of Equation set ( 2 ), where in each recurrence the required multiplication and squaring operations can take place in parallel and no actual addition is required…”
Section: Tablementioning
confidence: 99%
See 1 more Smart Citation
“…Given the pre-scaling of D to D , let Z = D D × Z denote the scaled dividend. This leads to DG iteration of Equation set ( 2 ), where in each recurrence the required multiplication and squaring operations can take place in parallel and no actual addition is required…”
Section: Tablementioning
confidence: 99%
“…The dawn of 21st century witnesses the revival of hardware realization of decimal arithmetic, in response to applications such as banking, internet based computations, and insurance transactions [1,2] . Inclusion of decimal division circuitry in commercial processors, such as IBM eServer z900 [3] , IBM Power6 [4] , and IBM z10 [5] , encourages further research efforts on radix-10 division hardware algorithms.…”
Section: Introductionmentioning
confidence: 99%