Equalization of mid-frequency power supply noise via a spectrum-shaping encoder for parallel buses

Wilson, John; Abbasfar, Aliazam; Ren, Jihong; Werner, C.; Oh, Dan; Kim, Joong-Ho; Luo, Lei; Eble, John; Kizer, J.

doi:10.1109/ectc.2009.5074152

Cited by 4 publications

(1 citation statement)

References 7 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Although a considerate amount of effort has been performed in circuit or architecture areas such as encoding/decoding to reduce switching activity, most of work has been focused on single-ended signaling interfaces. Coding techniques shown in [1]- [5] reduce switching activity for single-ended IO instead of internal power noise, while it is not applicable for differential signaling. Therefore, on the circuit level, work in serial links has been focused on improving circuit design to reduce the circuit sensitive.…”

Section: Introductionmentioning

confidence: 99%

A jitter equalization technique for minimizing supply noise induced jitter in high speed serial links

Shim

Hoang

et al. 2014

2014 IEEE International Symposium on Electromagnetic Compatibility (EMC)

Self Cite

View full text Add to dashboard Cite

As data rate of serial interface has increased dramatically, timing margin has gotten tighter and tighter. Supply voltage has also kept deducing according to silicon process technology. However, supply noise is hardly reduced due to higher data rate, a huge number of transistors and slower improvement of packaging technology. Therefore, the jitter due to supply noise can be quite large compared to other jitter components. The jitter due to supply noise is not cancelled out by CDR or PLL at the receiver since PDN resonance frequency is higher than loop bandwidth of CDR or PLL. It is not cost effective if only PDN improvement is adopted to reduce supply noise induced jitter. It is essential to optimize performance at architecture level including circuits and PDN. In this paper, the new technique is proposed to minimize supply noise induced jitter in high speed serial interface. The proposed techniques called Jitter Equalizer (JEqualizer) improves jitter performance by 80% with minimal power increase and area over head. The impact is evaluated by supply noise induced jitter modeling.

show abstract

Section: Introductionmentioning

confidence: 99%