2015
DOI: 10.1145/2700104
|View full text |Cite
|
Sign up to set email alerts
|

Energy Modeling of Software for a Hardware Multithreaded Embedded Microprocessor

Abstract: This article examines a hardware multithreaded microprocessor and discusses the impact such an architecture has on existing software energy modeling techniques. A framework is constructed for analyzing the energy behavior of the XMOS XS1-L multithreaded processor and a variation on existing software energy models is proposed, based on analysis of collected energy data. It is shown that by combining execution statistics with sufficient data on the processor's thread activity and instruction execution costs, a m… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

1
56
0

Year Published

2015
2015
2021
2021

Publication Types

Select...
6
2
1

Relationship

3
6

Authors

Journals

citations
Cited by 38 publications
(57 citation statements)
references
References 22 publications
1
56
0
Order By: Relevance
“…The XMOS XCore instruction-level energy model [9] is based on the original model by Tiwari et al However, it redefines the notion of base cost to be the power dissipated while the processor is idle and uses individual instruction costs, scaled by the level of concurrency in the processor's pipeline as well as a constant overhead to account for circuit state switching between instructions. Model characterisation was performed using a measurement setup and instruction loops similar to those originally proposed in Ref.…”
Section: Defining and Constructing An Energy Model At Isa Levelmentioning
confidence: 99%
“…The XMOS XCore instruction-level energy model [9] is based on the original model by Tiwari et al However, it redefines the notion of base cost to be the power dissipated while the processor is idle and uses individual instruction costs, scaled by the level of concurrency in the processor's pipeline as well as a constant overhead to account for circuit state switching between instructions. Model characterisation was performed using a measurement setup and instruction loops similar to those originally proposed in Ref.…”
Section: Defining and Constructing An Energy Model At Isa Levelmentioning
confidence: 99%
“…Comparing communication costs to computation, profiling of the XS1-L series of processors [4] shows that instructions cause core energy consumption of in the range of 1.0-2.25 μJ at 400 MHz and 1 V, including static power and dependent upon the operations they perform. We can consider this to be 31-70 nJ per bit operated upon.…”
Section: Energy Measurementmentioning
confidence: 99%
“…It is a specialization of the generic resource analysis presented in [8] for programs written in a high-level C-based programming language, XC [9], running on the XMOS XS1-L architecture, that uses the instructionlevel energy cost models described in [3]. The analysis is general enough to be applied to other programming languages and architectures (see [4,5] for details).…”
Section: Energy Static Analysis As Inputmentioning
confidence: 99%