Proceedings Eighth International Symposium on High Performance Computer Architecture
DOI: 10.1109/hpca.2002.995696
|View full text |Cite
|
Sign up to set email alerts
|

Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

1
265
0
3

Publication Types

Select...
4
3
3

Relationship

0
10

Authors

Journals

citations
Cited by 273 publications
(269 citation statements)
references
References 11 publications
1
265
0
3
Order By: Relevance
“…A number of practices can be applied to achieve energyefficiency, such as improvement of applications' algorithms, energy efficient hardware, Dynamic Voltage and Frequency Scaling (DVFS) [13], terminal servers and thin clients, and virtualization of computer resources [1]. Virtualization technology allows one to create several Virtual Machines (VMs) on a physical server and, therefore, reduces amount of hardware in use and improves the utilization of resources.…”
Section: Introductionmentioning
confidence: 99%
“…A number of practices can be applied to achieve energyefficiency, such as improvement of applications' algorithms, energy efficient hardware, Dynamic Voltage and Frequency Scaling (DVFS) [13], terminal servers and thin clients, and virtualization of computer resources [1]. Virtualization technology allows one to create several Virtual Machines (VMs) on a physical server and, therefore, reduces amount of hardware in use and improves the utilization of resources.…”
Section: Introductionmentioning
confidence: 99%
“…Currently, a lot of power saving strategies, such as dynamic voltage and frequency scaling (DVFS) [29], have been globally used. However, most previous work use global strategies.…”
Section: Fine-grained Power Managementmentioning
confidence: 99%
“…Since the cores now operate at different frequencies, they must employ GALS-like synchronization [34] for inter-core communication. This usually requires a buffer between cores that can be read/written at different clock edges -the RVQ/LVQ/BoQ buffers can be implemented in this manner.…”
Section: Power-efficient Checker Core Designmentioning
confidence: 99%