Elliptic curve cryptography : a study and FPGA implementation

Ng, Chiu-Wa; 吳潮華.,

doi:10.5353/th_b2970633

Cited by 1 publication

(2 citation statements)

References 0 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Edge detection is an advanced image processing technique mostly used in surveillance systems. The article authored by Kowalczyk et al [8] examines the practical execution of 4K streaming of videos on Xilinx devices. A high-definition video streaming system utilizing quick prototyping has been developed, employing an FPGA-based edge detection design [9].…”

Section: Related Workmentioning

confidence: 99%

“…The last encryption technique is the most often used; it is utilized in 5G systems, WiMAX, Gigabit Ethernet, and Worldwide Interoperability for Microwave Access [5,6,7]. Furthermore, this algorithm can be effectively implemented on both software and hardware platforms; AES software versions give poorer physical security but require fewer resources [8,9]. However, the increasing need for secure data transmissions at high speeds and volumes while maintaining physical security makes hardware implementation of the AES algorithm imperative [10,11].…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

Real Time FPGA Implementation of a High Speed for Video Encryption and Decryption System with High Level Synthesis Tools

Alhomoud

2024

IJACSA

View full text Add to dashboard Cite

The development of communication networks has made information security more important than ever for both transmission and storage. Since the majority of networks involve images, image security is becoming a difficult challenge. In order to provide real-time image encryption and decryption, this study suggests an FPGA implementation of a video cryptosystem that has been well-optimized based on high level synthesis. The MATLAB HDL coder and Vivado Tools from Xilinx are used in the design, implementation, and validation of the algorithm on the Xilinx Zynq FPGA platform. Low resource consumption and pipeline processing are well-suited to the hardware architecture. For real-time applications involving secret picture encryption and decryption, the suggested hardware approach is widely utilized. This study suggests an implementation of the encryption-decryption system that is both very efficient and areaoptimized. A unique high-level synthesis (HLS) design technique based on application-specific bit widths for intermediate data nodes was used to realize the proposed implementation. For HLS, MATLAB HDL coder was used to generate register transfer level RTL design. Using Vivado software, the RTL design was implemented on the Xilinx ZedBoard, and its functioning was tested in real time using an input video stream. The results produced are faster and more area-efficient (target FPGA has fewer gates than before) than those of earlier solutions for the same target board.

show abstract

Section: Related Workmentioning

confidence: 99%