1972
DOI: 10.1109/jssc.1972.1050280
|View full text |Cite
|
Sign up to set email alerts
|

Eliminating threshold losses in MOS circuits by bootstrapping using varactor coupling

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
3
0

Year Published

1976
1976
2006
2006

Publication Types

Select...
4
2
1

Relationship

0
7

Authors

Journals

citations
Cited by 20 publications
(3 citation statements)
references
References 1 publication
0
3
0
Order By: Relevance
“…The shift register drives the output signals by single-phase 10-V clocks (ck/ckb), and they are leveled down to -8 V in order to address 0-5 V analog data from the source driver. The proposed levelshifter as well as a shift register employs the bootstrap technique 15 for the pull-down switching and requires only three supply voltages (10, 0, -8 V).…”
Section: P-type Panel Integrationmentioning
confidence: 99%
“…The shift register drives the output signals by single-phase 10-V clocks (ck/ckb), and they are leveled down to -8 V in order to address 0-5 V analog data from the source driver. The proposed levelshifter as well as a shift register employs the bootstrap technique 15 for the pull-down switching and requires only three supply voltages (10, 0, -8 V).…”
Section: P-type Panel Integrationmentioning
confidence: 99%
“…9) Figure3(b) shows the measurement results and the operation of level-up voltage shifter is accomplished successfully. The channel W=L sizes are M1-M4 (10/8 mm) and M5-M6 (40/ 8 mm).…”
mentioning
confidence: 94%
“…8) In order to eliminate the output voltage loss in p-type pull-down switching, we employ bootstrapping by which the electrically float node is capacitively coupled by input voltage. 9) Figure 2 shows a proposed digital switch using p-type transistors, where T1 is pull-down and T2 is pull-up transistor for V SS and V DD respectively. When SW1 is 10 V and SW2 is 0 V, the T2 and T4 turned off.…”
mentioning
confidence: 99%