2009
DOI: 10.1149/1.3096418
|View full text |Cite
|
Sign up to set email alerts
|

Electrical Defect Issues of Hetero-Epitaxy for Advanced Nanometric CMOS Technologies

Abstract: Epitaxial techniques have been around for several decades already, but are now becoming an essential process module for several state-of-the-art process technologies, whereby the stringent defect control requirements have imposed new challenges. Some state-of-the-art hetero-epitaxial applications are briefly reviewed from a defect engineering point of view.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 22 publications
(24 reference statements)
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?