2017
DOI: 10.1109/led.2016.2633545
|View full text |Cite
|
Sign up to set email alerts
|

Electric Field Induced Nitride Trapped Charge Lateral Migration in a SONOS Flash Memory

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
5
0

Year Published

2017
2017
2024
2024

Publication Types

Select...
9

Relationship

0
9

Authors

Journals

citations
Cited by 27 publications
(5 citation statements)
references
References 11 publications
0
5
0
Order By: Relevance
“…Published single-cell data ( Figure 36) suggest that a good intrinsic retention can be achieved, as expected from a floating-gate design [289]. The retention properties of charge-trap based planar devices have been extensively investigated as a function of temperature and bias [300], pointing out the roles of vertical charge loss through the tunnel oxide and lateral charge migration in the nitride [301][302][303][304], which also reduces the stored charge located above the channel region, that determines V T . In 3D devices, the importance of such effects is shown in Figure 37, where lateral diffusion along the nitride is modulated by the state of adjacent cells [305]: having all cells programmed decreases the concentration gradient, slowing down diffusion and reducing the V T shift.…”
Section: Retentionmentioning
confidence: 78%
“…Published single-cell data ( Figure 36) suggest that a good intrinsic retention can be achieved, as expected from a floating-gate design [289]. The retention properties of charge-trap based planar devices have been extensively investigated as a function of temperature and bias [300], pointing out the roles of vertical charge loss through the tunnel oxide and lateral charge migration in the nitride [301][302][303][304], which also reduces the stored charge located above the channel region, that determines V T . In 3D devices, the importance of such effects is shown in Figure 37, where lateral diffusion along the nitride is modulated by the state of adjacent cells [305]: having all cells programmed decreases the concentration gradient, slowing down diffusion and reducing the V T shift.…”
Section: Retentionmentioning
confidence: 78%
“…The ≈20 nm SiO 2 thickness, however, is already quite close to the thickness scaling limit. This is because the trapped electrons in the CTL migrate to the neighboring cells via the thermal emission or hopping mechanism through the trap sites within the SiN x layer . When the isolation distance (SiO 2 thickness) decreases, such a problem becomes more serious .…”
Section: Planar and Vertical Nand Scaling Limitmentioning
confidence: 99%
“…The cause of vertical loss is the trapped charges of nitride passing through the tunneling oxide [12][13][14]. Lateral charge spreading is caused by the electric field [15][16] from charges in WL spaces and adjacent cells. Charge loss has a greater impact on 3D NAND flash memory as it is scaled down, and there is a steady stream of research about this [17][18][19][20][21][22].…”
Section: Introductionmentioning
confidence: 99%