2011
DOI: 10.1002/cta.686
|View full text |Cite
|
Sign up to set email alerts
|

Efficient multi‐threshold voltage techniques for minimum leakage current in nanoscale technology

Abstract: SUMMARYThe influence of multi-threshold voltage technique on reducing the leakage power in CMOS circuits at transistor level based on Nanoscale SPICE parameters is investigated in this paper. Based on Artificial Intelligence search algorithms, three new algorithms are proposed to determine the exact threshold voltage for each transistor in order to minimize the leakage current at lowest value. These algorithms are: Slack Time Search Algorithm (STS), Leakage Power Search Algorithm (LPS), Leakage and Slack Time … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
10
0

Year Published

2011
2011
2021
2021

Publication Types

Select...
7
1

Relationship

0
8

Authors

Journals

citations
Cited by 15 publications
(10 citation statements)
references
References 10 publications
0
10
0
Order By: Relevance
“…Authors in [44] discuss multi-threshold voltage impact on reducing leakage power at the transistor-level of CMOS circuits in 22 nm technology. Three approaches using search algorithms based on artificial intelligence to decrease leakage power and extract the exact threshold voltage of each transistor are proposed.…”
Section: Related Workmentioning
confidence: 99%
“…Authors in [44] discuss multi-threshold voltage impact on reducing leakage power at the transistor-level of CMOS circuits in 22 nm technology. Three approaches using search algorithms based on artificial intelligence to decrease leakage power and extract the exact threshold voltage of each transistor are proposed.…”
Section: Related Workmentioning
confidence: 99%
“…The threshold voltage can be controlled in many ways [10][11][12]; one method is to control source-bulk voltage. The threshold voltage can be controlled in many ways [10][11][12]; one method is to control source-bulk voltage.…”
Section: Introductionmentioning
confidence: 99%
“…The presented implementation consumes more power than others due to the higher operational frequency and the parallel output characteristic. However, synthesizing with the multiple voltage threshold library [34] and the clock/power-gating methodology can help to reduce the power consumption dramatically [35,36]. It can be reduced by slowing down the operational frequency, too.…”
Section: Vlsi Implementationmentioning
confidence: 99%