2011
DOI: 10.1016/j.vlsi.2010.07.001
|View full text |Cite
|
Sign up to set email alerts
|

Efficient hardware implementation of a highly-parallel 3GPP LTE/LTE-advance turbo decoder

Abstract: a b s t r a c tWe present an efficient VLSI architecture for 3GPP LTE/LTE-Advance Turbo decoder by utilizing the algebraic-geometric properties of the quadratic permutation polynomial (QPP) interleaver. The highthroughput 3GPP LTE/LTE-Advance Turbo codes require a highly-parallel decoder architecture. Turbo interleaver is known to be the main obstacle to the decoder parallelism due to the collisions it introduces in accesses to memory. The QPP interleaver solves the memory contention issues when several MAP de… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
69
0

Year Published

2012
2012
2021
2021

Publication Types

Select...
5
2

Relationship

0
7

Authors

Journals

citations
Cited by 93 publications
(69 citation statements)
references
References 38 publications
0
69
0
Order By: Relevance
“…For P =64, Our PAG consumes 4%, 24.4% and 27.8% area cost (9.2 % on average) and 4.4%, 28.6% and 22.2% power cost (9.8 % on average) respectively, as compared to [1,2,3]. The hardware cost of Sun's [1] work increases sharply with the growth of P. Ilnseher's [2] and Wang's [3] work exhibit the similar trend, while the hardware cost of our PAG increases slowly. Because our PAG only needs generating 2dP /4 BIAs while the other PAGs require 2dP BIAs.…”
Section: Resultsmentioning
confidence: 96%
See 3 more Smart Citations
“…For P =64, Our PAG consumes 4%, 24.4% and 27.8% area cost (9.2 % on average) and 4.4%, 28.6% and 22.2% power cost (9.8 % on average) respectively, as compared to [1,2,3]. The hardware cost of Sun's [1] work increases sharply with the growth of P. Ilnseher's [2] and Wang's [3] work exhibit the similar trend, while the hardware cost of our PAG increases slowly. Because our PAG only needs generating 2dP /4 BIAs while the other PAGs require 2dP BIAs.…”
Section: Resultsmentioning
confidence: 96%
“…The QPP addresses f (x) can be generated in the forward and backward recursive directions [1] using Eq. (1)∼Eq.…”
Section: Theories Of the Novel Qpp Interleavermentioning
confidence: 99%
See 2 more Smart Citations
“…The performance of the decoder can be improved by several algorithms like Viterbi, Shannon's, SISO and parallel decoding to improve the coding. These algorithms provide high complexity [15].…”
Section: Introductionmentioning
confidence: 99%