Efficient Design of Multiplier using EGDI Technique

Rao, E. Jagadeeswara; Krishna, K.Murali; Katta, Miranji; Busa, Kalesh

doi:10.1109/aespc52704.2021.9708531

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2023

Publication Types

Select...

Article1

Other1

Relationship

Self Cite0

Independent2

Authors

Journals

Cited by 2 publications

References 8 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

Design of Wallace tree multiplier circuit using high performance and low power full adder

Leela,

Manisha,

Bharath

et al. 2023

E3S Web Conf.

View full text Add to dashboard Cite

The act of multiplying includes adding partial products repeatedly, and conventional multipliers call for many adders to perform partial product addition in higher order multiplication. A multiplier’s effectiveness and efficiency are evaluated using parameters such as speed, time delay, area, Power Delay Product (PDP), accuracy, and power consumption. In order to choose the optimum multiplier, this project is to evaluate various multipliers their performance metrics. Then, suggests employing a hybrid technology-based adder to improve the performance of the selected multiplier. The power consumption of the multiplier can be significantly reduced while maintaining the required accuracy by using a hybrid technology-based adder and low power full adders. This will allow multipliers to be used in low-power applications where power consumption is a major concern. To summarize, the goal of this project is to design and compare different multipliers using H-spice coding, as well as to improve the performance of the chosen. This project used 4x4 multiplier evaluation using 32nm technology.

show abstract