2009 International Semiconductor Conference 2009
DOI: 10.1109/smicnd.2009.5336693
|View full text |Cite
|
Sign up to set email alerts
|

Effects of process variations on the current in Schottky Barrier Source-Gated Transistors

Abstract: -The sensitivity of the drain current in Schottky Barrier Source-Gated Transistors to process variation is studied using computer simulations. It is shown that provided the device is designed correctly, the current is independent of source-drain separation and is insensitive to source length variations. However, uniform insulator thickness and precise control of the source barrier is needed if good current uniformity is to be obtained.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

1
12
0

Year Published

2012
2012
2022
2022

Publication Types

Select...
8
1

Relationship

5
4

Authors

Journals

citations
Cited by 13 publications
(13 citation statements)
references
References 9 publications
1
12
0
Order By: Relevance
“…At V G = 0V, there is no gate-induced barrier lowering due to electric field, but as we increase V G we see the barrier lowering along the length of the source. Moreover, the edge of the source closest to the drain (x = 0 in Figure 5a) is subject to more pronounced barrier lowering as explained by the 2-D nature of the SGT's operation [20,26]. This confirms previous simulations in which the majority of the current was emitted by the first few hundreds of nanometers of source length [22,26].…”
Section: B Simulation Of Sgt Operationsupporting
confidence: 87%
“…At V G = 0V, there is no gate-induced barrier lowering due to electric field, but as we increase V G we see the barrier lowering along the length of the source. Moreover, the edge of the source closest to the drain (x = 0 in Figure 5a) is subject to more pronounced barrier lowering as explained by the 2-D nature of the SGT's operation [20,26]. This confirms previous simulations in which the majority of the current was emitted by the first few hundreds of nanometers of source length [22,26].…”
Section: B Simulation Of Sgt Operationsupporting
confidence: 87%
“…Practical concerns might exist regarding increased parasitic capacitance and reduced speed as a result of this overlap. However, as we have shown in the past [15], in SGTs operating in high-mobility semiconductors and at high electric fields the majority of the current enters the device in less than 1 um of source length at the drain-end of the source. This current crowding effect means that the source/gate overlap need not be a lot larger than this value, in order to minimize capacitance and at the same time exploit the whole of the injection area.…”
Section: B Electrical Characteristics and Source Geometrymentioning
confidence: 86%
“…Since the high-field region under the source covers a short area opposite the drain, we expect current in this regime to be independent of the length of the source, S [14]. However, the current will be sensitive to changes in source barrier height, ϕ B .…”
Section: High-and Low-field Behaviour Of the Sgtmentioning
confidence: 99%