Effects of Low [K]o on Cardiac Excitation Conduction and Membrane Currents in the Vicinity of Vulnerable Window: A Computer Simulation Study

Liping, Cao; Li, Li; Yang, Lin; Jin, Yinbin; Zhang, Hong

doi:10.1109/icbbe.2011.5780697

Cited by 1 publication

(1 citation statement)

References 10 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…However, the abnormalities of cardiac excitation known as cardiac arrhythmias can occur and could lead to abnormal contraction of cardiac muscle and preventing the heart to pump blood efficiently and also can cause fatal risk and sudden death [1][2][3]. Thus, until now, many studies related to the cardiac electrophysiological system have been conducted by using several methods to understand the underlying mechanisms in cardiac excitation and conduction [3][4][5][6][7][8][9]. By understanding the underlying mechanisms of the heart, it will results in improving the quality of life by providing better low cost patient-specific health care and to develop new treatment for heart disease [31].…”

Section: Introductionmentioning

confidence: 99%

Luo Rudy Phase I excitation modeling towards HDL coder implementation for real-time simulation

Othman

Jabbar

Mahamad

et al. 2014

2014 5th International Conference on Intelligent and Advanced Systems (ICIAS)

View full text Add to dashboard Cite

Abstract-This paper presents the simulation study of nonlinear dynamic of cardiac excitation based on Luo Rudy Phase I (LR-I) model towards numerical solutions of ordinary differential equations (ODEs) responsible for cardiac excitation on field programmable gate arrays (FPGAs). As computational modeling needs vast of simulation time, a realtime hardware implementation using FPGA could be the solution as it provides high configurability and performance. For rapid prototyping, MATLAB Simulink that offers a link with the FPGA has been used. Through Simulink HDL Coder, a tool in the MATLAB software that capable to convert the MATLAB Simulink blocks into hardware description language (HDL) code and an FPGA-in-the-loop (FIL) and co-simulation for verification, FPGA hardware implementation can be done. As a result, the LR-I excitation model is successfully simulated by using the MATLAB Simulink and the VHDL code has been successfully generated by the HDL Coder after fixed-point optimization is done. The FIL verification on actual FPGA board also has shown quantitatively comparable results to the MATLAB Simulink simulation. Therefore, the design flow has given a positive outlook in developing this FPGA stand-alone implementation.

show abstract