17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings.
DOI: 10.1109/dftvs.2002.1173497
|View full text |Cite
|
Sign up to set email alerts
|

Effect of static power dissipation in burn-in environment on yield of VLSI

Abstract: The leakage power is expected to inc ease with scaling of CMOS technology. The increased leakage is a strong function of the elev ted temperature and voltage stress. As a consequence, under the bum-in (BI) conditions the levated leakage power may cause increased post Burnin fallout. In this paper the impact elevated leakage and technology scaling in bum-in environment on post BI yield is analy ed. We have also shown that to maintain a constant post-BI yield loss, the burn-in tempe ature should go down by lO°C … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
references
References 13 publications
0
0
0
Order By: Relevance