2014
DOI: 10.1016/j.cap.2014.04.011
|View full text |Cite
|
Sign up to set email alerts
|

Effect of channel thickness on electrical performance of amorphous IGZO thin-film transistor with atomic layer deposited alumina oxide dielectric

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
5

Citation Types

1
25
0

Year Published

2018
2018
2024
2024

Publication Types

Select...
9

Relationship

0
9

Authors

Journals

citations
Cited by 66 publications
(28 citation statements)
references
References 19 publications
1
25
0
Order By: Relevance
“…As we know, the top-gate insulator is deposited directly on the surface of the active layer, which would deteriorate the dielectrics/active interface, whereas bottom GI has been already deposited before active layer deposition. To note that, as the active layer decreased to 20nm, the mobility of single-gate mode decreased and the threshold voltage increased and SS improved, which might be related to the enhancement of vertical electric field as the active layer gets thinner [13].…”
Section: Resultsmentioning
confidence: 98%
See 1 more Smart Citation
“…As we know, the top-gate insulator is deposited directly on the surface of the active layer, which would deteriorate the dielectrics/active interface, whereas bottom GI has been already deposited before active layer deposition. To note that, as the active layer decreased to 20nm, the mobility of single-gate mode decreased and the threshold voltage increased and SS improved, which might be related to the enhancement of vertical electric field as the active layer gets thinner [13].…”
Section: Resultsmentioning
confidence: 98%
“…As the active layer thickness decreased from 40nm to 20nm, the ΔVTH under PBS increased from 0.77V to 1.57V and from 0.86V to 1.38V in BG Mode and TG Mode, respectively. The vertical electric field is getting stronger as the active layer is thinner when applied the same gate stress bias [13], thus electron-trapping happens easier and results in larger ΔVTH. Moreover, an abnormal positive VTH shifts under NBS with +0.25V, +0.29V and +0.13V in TG, BG and DG Mode, respectively, which could be associated with iron migration near the channel/insulator interface toward gate electrodes [16], as the stronger vertical electric field in thinner active channel.…”
Section: Resultsmentioning
confidence: 99%
“…This behavior is due to the fact that the densities of interface traps at the ITZO/etch-stopper area are lessened as the TITZO increases [27]. It is commonly known that the SS is the direct parameter by which to evaluate the integration of trap state densities in the ITZO film and corresponding interfaces [28]. The results further imply that the interface quality is directly related to the device properties.…”
Section: Resultsmentioning
confidence: 99%
“…In general, the electric potential exponentially declines inside the active layer and has a maximum transfer length called the Debye length. In terms of a-IGZO TFT, a Debye length of ≈40 nm is calculated based on a previous publication [30]. In case of a-IGZO TFT with the T IGZO = 25 nm, the channel layer is totally depleted under the negative V GS bias since the T IGZO is less than the Debye length.…”
Section: Resultsmentioning
confidence: 99%