2016 IEEE International Conference on Networking, Architecture and Storage (NAS) 2016
DOI: 10.1109/nas.2016.7549399
|View full text |Cite
|
Sign up to set email alerts
|

Dynamic Power-Performance Adjustment on Clustered Multi-Threading Processors

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2017
2017
2017
2017

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(2 citation statements)
references
References 5 publications
0
2
0
Order By: Relevance
“…Core 1 continues to complete the instructions in the pipeline. When the trace runs 10,10,10,11,12,13,13,14,16,16 History length (bits) 4,9,13,24,37,53,91,145,256,359 to the instruction that the migration finish (we call this instruction Migration Over Point -MOP) on core 1, core 2 waits core 1 finish the remaining instructions and returns registers, dirty cache blocks. Then core 1 stop running trace, core 2 continues to run the remaining trace.…”
Section: Simulation Setup and Methodologiesmentioning
confidence: 99%
See 1 more Smart Citation
“…Core 1 continues to complete the instructions in the pipeline. When the trace runs 10,10,10,11,12,13,13,14,16,16 History length (bits) 4,9,13,24,37,53,91,145,256,359 to the instruction that the migration finish (we call this instruction Migration Over Point -MOP) on core 1, core 2 waits core 1 finish the remaining instructions and returns registers, dirty cache blocks. Then core 1 stop running trace, core 2 continues to run the remaining trace.…”
Section: Simulation Setup and Methodologiesmentioning
confidence: 99%
“…Thread migration techniques for reducing power-density and load balance were considered in previous work [11] Fig. 7.…”
Section: Related Workmentioning
confidence: 99%