2011 International Conference on Reconfigurable Computing and FPGAs 2011
DOI: 10.1109/reconfig.2011.29
|View full text |Cite
|
Sign up to set email alerts
|

Dynamic Constant Reconfiguration for Explicit Finite Difference Option Pricing

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
13
0

Year Published

2012
2012
2015
2015

Publication Types

Select...
3
1
1

Relationship

3
2

Authors

Journals

citations
Cited by 9 publications
(13 citation statements)
references
References 15 publications
0
13
0
Order By: Relevance
“…This work extends our previous work [4] by making use of carefully chosen coefficients for constant multipliers, so as to reduce the amount of required hardware resources per kernel, and reduce the amount of computation required with given result accuracy requirement. We discuss the application of our work to the financial EFD method, though it is applicable to any stencil computation with constant coefficients.…”
Section: Introductionmentioning
confidence: 68%
See 4 more Smart Citations
“…This work extends our previous work [4] by making use of carefully chosen coefficients for constant multipliers, so as to reduce the amount of required hardware resources per kernel, and reduce the amount of computation required with given result accuracy requirement. We discuss the application of our work to the financial EFD method, though it is applicable to any stencil computation with constant coefficients.…”
Section: Introductionmentioning
confidence: 68%
“…The result is produced according to the error tolerant level used in industry 2 , which requires the difference between the reduced precision result and the double precision result to be smaller than 2E − 4; however, the workflow can be tuned to accommodate arbitrary error tolerant level by adjusting the number format. The 23 bit fixed point number format with 1 bit for integer and 22 bit for fraction is used in our implementations, as it has been used in our previous work [4] and the finite precision error in the result is always below 2E − 4 compared to double precision floating point result for the EFD computation. The FloPoCo library [11] is used to generate dynamic kernel descriptions with different stencil coefficients in VHDL.…”
Section: Resultsmentioning
confidence: 99%
See 3 more Smart Citations