2014 First Workshop on Visual Performance Analysis 2014
DOI: 10.1109/vpa.2014.11
|View full text |Cite
|
Sign up to set email alerts
|

Discovering Barriers to Efficient Execution, Both Obvious and Subtle, Using Instruction-Level Visualization

Abstract: Abstract-CPU performance is determined by the interaction between available resources, microarchitectural features, the execution of instructions, and by the data. These elements can interact in complex ways, making it difficult for those seeing only aggregate performance numbers, such as miss ratios and issue rates, to determine whether there are reasonable avenues for performance improvement. A technique called instructionlevel visualization helps users connect these disparate elements by showing the timing … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2019
2019
2021
2021

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(1 citation statement)
references
References 13 publications
0
1
0
Order By: Relevance
“…The focus is on the processor's scheduling, rather than the choice of instructions. PSE [34] visualizes instructions collected while a program executes. It can therefore show performance metrics, but does not incorporate source code.…”
Section: Related Workmentioning
confidence: 99%
“…The focus is on the processor's scheduling, rather than the choice of instructions. PSE [34] visualizes instructions collected while a program executes. It can therefore show performance metrics, but does not incorporate source code.…”
Section: Related Workmentioning
confidence: 99%