International Conference on Acoustics, Speech, and Signal Processing
DOI: 10.1109/icassp.1989.266989
|View full text |Cite
|
Sign up to set email alerts
|

Digital VLSI using parallel architecture for co-occurrence matrix determination

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(2 citation statements)
references
References 2 publications
0
2
0
Order By: Relevance
“…Their features enable the development of a hardware system dedicated to performing fast co-occurrence matrix computations, thus meeting the requirements of realtime image analysis applications. On the other hand, the Very Large Scale Integration (VLSI) architectures could be considered as competitive alternatives [9]. However, they are not reconfigurable and they involve high development cost and time-consuming development procedures.…”
Section: Introductionmentioning
confidence: 99%
“…Their features enable the development of a hardware system dedicated to performing fast co-occurrence matrix computations, thus meeting the requirements of realtime image analysis applications. On the other hand, the Very Large Scale Integration (VLSI) architectures could be considered as competitive alternatives [9]. However, they are not reconfigurable and they involve high development cost and time-consuming development procedures.…”
Section: Introductionmentioning
confidence: 99%
“…A dedicated hardware system that efficiently computes co-occurrence matrices in parallel can meet the requirements for real-time image analysis applications. The Very Large Scale Integration (VLSI) architectures [ 10] provide an alternative to the FPGAs, but have drawbacks such as higher cost and time-consuming development. Furthermore, they cannot be reconfigured.…”
Section: Introductionmentioning
confidence: 99%