1991
DOI: 10.1364/ao.30.004179
|View full text |Cite
|
Sign up to set email alerts
|

Digital optical counter using directional coupler switches

Abstract: We describe the design and implementation of a bit-serial, four-bit, binary optical counter. The counter was designed and simulated using a digital optical simulation program developed for this purpose. It consists of five switches, a 4-bit fiber loop memory to store the count, four splitters, and fibers to interconnect the components. The counter is presently limited to a clock rate of 50 MHz because of the propagation delay in the single-bit time feedback loop. As designed, the same hardware may be used to c… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
16
0

Year Published

1992
1992
2015
2015

Publication Types

Select...
6
2

Relationship

0
8

Authors

Journals

citations
Cited by 26 publications
(16 citation statements)
references
References 7 publications
0
16
0
Order By: Relevance
“…If the latency can be sufficiently reduced then it may be possible to create truly bit-serial optical delays so that the bitdifferential technique described here would not be required. Optoelectronic counters based on true bit-serial design have been demonstrated previously [19].…”
Section: Discussionmentioning
confidence: 99%
“…If the latency can be sufficiently reduced then it may be possible to create truly bit-serial optical delays so that the bitdifferential technique described here would not be required. Optoelectronic counters based on true bit-serial design have been demonstrated previously [19].…”
Section: Discussionmentioning
confidence: 99%
“…We would argue that this use of optics for communication and electronics for computation employs optics and electronics each in their most appropriate realms. The feasibility of the design method has been demonstrated by the successful operation of digital optical circuits ranging from a serial counter [17] to a complete serial stored program computer [18].…”
Section: Time-of-flight Latchless Architecturesmentioning
confidence: 99%
“…This limited the clock speed of this first counter to 50 MHz. Details of the 50 MHz counter design and construction are discussed in [17].…”
Section: Binary Countersmentioning
confidence: 99%
“…Details of the electronic design are given in Ref. 12. Propagation time through the drive electronics is measured and compensated for during system design.…”
Section: B--a+bmentioning
confidence: 99%